We offer the only integrated family of wafer fabrication systems in the world.

There are four key processes that, in the end, determine the feature size, line width and materials characteristics of your products. These processes are electron-beam lithography, sputter deposition, photolithography (both scanning and stepping) and etching. As the only manufacturer of systems that address all of these areas, we are in an unusually effective position to coordinate the parameters and processes of all four operations.

You are already seeing the benefits of this. We have made—and continue to make—dramatic strides in implementing a cost-effective mix-and-match approach to semiconductor fabrication. This approach is available today between many of our systems. And we are actively working to implement it across our entire equipment family.

It is no accident that Perkin-Elmer products are setting the industry standards for performance, uptime, quality and yield. Individually, each of our systems has a clear benefit to you. Taken together, they add up to not only greater fab line efficiencies but also maximum opportunity to profit from your fab line.

And, of course, there are the additional benefits of dealing with a single source: the efficiencies of time and effort; the convenience of the largest service organization in the business; a worldwide network of service and support offices; a broad range of training, service and maintenance programs.

To find out how Perkin-Elmer's one-source approach to wafer fabrication can make your capital investment dollars stretch further, call or write us today: Perkin-Elmer, Semiconductor Equipment Group, 761 Main Avenue, Norwalk, CT 06859-0212, (203) 834-6341.

One Source. Every critical step of the way.
From the minds of ITT Cannon, comes the stuff that turns dreams into reality.
Innovative connector systems for Microminiaturization. Fiber Optics. Transportation electronics.
Superior technology created to solve tomorrow's toughest interconnect problems.
Keep an eye on our MicroTech Division. The future is just a thought away.
The MH896XX Analog Line Interface Family
A Bridge Over Troubled ISDN Waters

Overwhelmed by the turbulent ISDN standards debate? Hesitant to move until things are in place, yet uneasy about being left behind? Analog technology will continue to be a key element in PABXs, channel banks, cellular radio, voice paging and voice mail because complete ISDN service won't happen overnight. The Mitel Analog Line Interface (ALI) components can bridge the turbulent era of mixed technologies for your products. The Mitel Serial Telecommunications Bus (ST-BUS™) family of devices plus ALI components can buttress your competitive position today and the same ST-BUS family with Mitel ISDN components will provide a smooth migration path to tomorrow's digital markets - whatever they may be!

The ALI components are three µLaw Subscriber Line Interface Circuits (MH89610/20/30). These components supply transformerless 2W/4W conversion and also control "BORSCHT" functions for short premises loops, long loops and CO-to-premises loops respectively. The PCM interface is a 2.048 MHz serial bus format, the proprietary ST-BUS. The ALI/ST-BUS combination, by incorporating CMOS technology, reduces size and lowers power consumption and dissipation giving designers the benefits of increased PCB packing densities, better system real estate use, and simpler power supply requirements. These pre-tested components give manufacturers faster product throughput, plus reduced labour and product support costs. All ALI components are available with standard lead frames or a unique, reliable leadless socketing solution.

Why get in over your head when the ALI bridge provides a safe approach to ISDN? The ST-BUS with ALI provides complete analog-to-PCM interfacing today, and tomorrow can be retrofitted with such ISDN interface components as:

- The MT9972 DNIC - that fully meets existing Basic Rate Access interface specifications.
- The MH99750 DS1/T1 Trunk Interface Circuit - that meets existing Primary Rate Access specifications, is also available as a pre-tested, full interface module.
- The MH99780 CEPT Trunk Interface Circuit - that meets existing Primary Rate Access specifications, is also available as a pre-tested, full interface module.

Plus a complete line of ST-BUS support circuitry.

All devices, including the three ALI components, are available in quantity NOW.
PUBLISHER'S LETTER

It's been a year since Electronics took a deep look at expert systems. It was an in-depth look at expert systems and what has transpired in the mean time wasn't quite what was expected then.

Last year, just before the mid-August Ninth International Joint Conference on Artificial Intelligence in Los Angeles, it looked as if expert systems were poised to enter the computing mainstream. Taking stock of the technology's status this summer, Tom Manuel, our computer editor, says the technology seems to have stalled.

Tom has been keeping tabs on AI for seven years, ever since he began to emerge from university labs. "Large-scale commercialization of expert systems and natural languages has been 'right around the corner' for several years now," he says. "Expert systems have a promising future if they can just get their sea legs."

Tom decided that a package of articles—rather than a single long piece—would be the best way to examine the problems that are currently holding up the development of expert systems and to analyze some of their possible solutions for our readers.

The centerpiece of the package we put together is the Special Report by Tom that begins on p. 68. It covers the main issues that seem to be slowing the progress of commercial expert systems.

The report tells what many industry leaders say is being done and what further steps could be taken to remove the roadblocks.

One of the major holds-ups, it turns out, is the Lisp language, which dominates among expert system development tools and the technology in general. It has been difficult for non-AI and non-Lisp computer people to embrace this new and different language readily.

Because there are opposing opinions about Lisp and the role the popular AI languages should or should not play, we decided to give each side a chance to speak its piece. So we invited two AI industry leaders to write their opinions on the role and importance of Lisp. On p. 64, Alex Jacobson of Inference Corp. argues the need for a non-Lisp approach to expert systems. On p. 65, Dick Gabriel of Lucid Inc. explains why he's convinced Lisp should be the language of choice for expert systems.

To complete the package, we asked software editor Alex Wolfe to take a detailed look at a new version of a popular expert-system development-tool package that has been translated from Lisp to the C language. That's the subject of the Technology to Watch beginning on p. 66, a detailed description and analysis of the C 3.0 Infer environment's ART package.
**U. S. and Japan sign last-minute semiconductor trade agreement**

The 1987 outlook is too cloudy to call now, says In-Stat... But 1986's first-half rankings clearly show Japan's onrush.

**Fujitsu eyes TV production in China**

Siemens, Thomson, and ICL set joint effort in VLSI CAD tools.

**It's an all-out fight over pinouts for fast CMOS logic**

Cypher chip makes key distribution a snap.

**FCC stalls the planned land Mobile Satellite Service**

All-optical approach opens up new roles for associative memories.

**High-quality compressed speech rides an 8-kb/s channel**

Circuit improvements, rather than exotic process refinements, helped Motorola develop a pair of 35-ns 64-K static RAMs. A key change is extremely short bit lines for high-speed signal development.

**A new way to speed up circuit simulation**

A new algorithm called Cinnamon outruns the Spice2 circuit simulator by 100 to 1. It tailors analysis to a range of voltages, rather than to the universe of possible values.

**A better way to build efficient solar cells**

A new way to speed up circuit simulation, 71

A new algorithm called Cinnamon outruns the Spice2 circuit simulator by 100 to 1. It tailors analysis to a range of voltages, rather than to the universe of possible values.

**IC production, 44**

Japan kicks off a cooperative X-ray fabrication project.

**Building fast static RAMs with no process tricks, 81**

Circuit improvements, rather than exotic process refinements, helped Motorola develop a pair of 35-ns 64-K static RAMs. A key change is extremely short bit lines for high-speed signal development.

**Thick-film technology still leads in hybrid microelectronics, but thin film is coming on fast. And a new competitor is emerging—electroplated copper on ceramic**

**Special report: Thin and thick films vie in hybrids, 88**

Thick-film technology still leads in hybrid microelectronics, but thin film is coming on fast. And a new competitor is emerging—electroplated copper on ceramic.

**PROBING THE NEWS**

**The fast static CMOS RAM moves into the mainstream, 121**

Chip makers around the world are paying increased attention to fast static CMOS RAMs. One important reason: many IC houses are making the SRAM the chip of choice to drive advanced CMOS technology.

**Can distributors stake out a claim in the ASIC business? 124**

The fast rise of the application-specific IC has distributors in a quandary. The bold ones are making the substantial investments necessary to become technology brokers between ASIC users and the foundries. Others say that going beyond traditional marketing is too risky a course.
NEW PRODUCTS

Newsletter, 25
- Texas Instruments trims the price of its IBM token-ring chip set by 60%
- Advanced Micro Devices adds two 8-bit CMOS single-chip computers

Design & test, 126
- Logic Automation's models of VHSIC chips speed up system simulation
- Design software for erasable PLDs from Altera comes in at less than $1,000
- Axiom Technology's smart-power tester is priced at $55,000

Semiconductors, 130
- VTC's comparator tackles high-speed linear signal processing
- United Technologies' military IC handles bus-control tasks, memory management, and DMA operations

Communications, 132
- Low-cost network gear from Standard Microsystems boosts Arcnet performance
- Innovative Devices' telephone with voice-activated dialer costs only $249

Production equipment, 134
- Recycling unit from Athens Corp. cuts acid consumption in wafer-cleaning baths by 95%
- With Creative Automation's soldering system, small firms can do surface mounting

Computers & peripherals, 136
- Graphics boards make Sun work stations 80% faster
- Silicon Graphics work stations now can use Sun's NFS network and can make wider use of the Defense Department's TCP/IP

DEPARTMENTS

Publisher's letter, 3
What a difference a year makes: this cover story is a case in point

FYI, 8
Half of our readers don't bother to read the other six major industry publications; they count on us to keep them up to date

Letters, 12
- Lee makes a big leap from Bellcore to startup Gain Electronics
- Depeyrot is on track with his design center

Meetings, 140

Electronics Week, 142
- Europe's appetite for chips grows to about 17% of the total world market
- Siemens and GTE start a telecom joint venture in the U.S.
- DEC's earnings jump 38%
WEEK 42

AMD not only lets you beat the clock. It lets you program it your way. From delay lines to system timing. All with one very timely device: AMD's new Am2971 Programmable Event Generator.
You'll have your choice of twelve independent registered output waveforms. You'll be able to set, stop and start functions. You can schedule events down to 10ns.

Am2971

Beat the clock.

And here's your chance to stop hassling with delay lines. The Am2971 is a programmable solid state substitute. And all its functions are programmed as easily as a PROM.

To keep everything in sync, the Am2971 lets you set your own system clock, too. For accuracy, there's a multiplying phase-locked-loop oscillator. Or clock it from an external source.

When you set the timings just the way you want, you can make your system perform better. That's why we made the Am2971. Because at AMD, we know that timing is everything.

WEEK 43

Don't get us wrong. TRW's bipolar 12 X 12-Bit Multiplier Accumulator is a very serviceable product.

But when AMD decided to become a second source for the TRW TDC1009J we started by doing all the usual stuff. The Am29C509 is a plug-in replacement for the TDC1009J. Both have the same multiplier and adder in one space saving package. Both have Round Control as well as 27-Bit Product Accumulation Result to give you the luxury of extra headroom.

Am29C509

How to make a silk purse out of a sow's ear.

The similarities end there. We designed the Am29C509 in CMOS so it doesn't hog power. In fact, power needs are cut by 85%. And it gives twice the performance. Our multiply accumulation time is 70ns.

The moral to the story is that the best TDC1009J is our Am29C509; the silk purse with the built-in sow's ear.

WEEK 44

Our new Am8159 Three-Gun Graphics Color Palette is all you need to turn a dull lifeless system into one with exciting color graphics. Out of a total of 4096 colors, you can create a graphics palette of 64 colors.

Am8159

Help for the colorless.

The Am8159 puts three 4-bit video DACs and a 64 x 13 RAM color map all on a single chip. That means better, more efficient performance. There's an on-chip Address Multiplexer which supports Video Address pins for the graphics mode. And System Address pins for the look-up table. Whether you're working with a 16-bit or 8-bit system, the Am8159 delivers greater flexibility in your system performance. And with an 83 MHz pixel data rate, you'll get high resolution.

The Am8159 is just part of our complete system solution of bit-mapped graphics. So whatever system you're designing, turn to us for the solutions you need to put a lot of color in your life.
Advanced Micro Devices has broken the game wide open.

After building a comfortable lead with a new product a week, every week—on the shelf, in volume—we called in the heavy hitters:

ISDN, CMOS, 32-bit microprocessor chip set.

High-speed RAMs.

Modems.

No one who follows the game closely is the least bit surprised. This team puts more dollars into R&D, as a percent of sales, than anyone else in the business.

If you like the sound of extra bases, call Advanced Micro Devices.
Half of our readers say they don’t bother to read the other six major industry publications; they count on us to keep them up to date on new technology.
THE BEST.

......in signal processing

125 MHz BW; 100 MS/s ADCs; 5 GS/s Interleaved Sampling; 128 k Waveform Memory; ± 1% Accuracy; Summation and Continuous Averaging; Arithmetic Processing; Fully Programmable.

**SIGNAL AVERAGING.** No other digital oscilloscope offers summation averaging up to 100,000 points/sec with offset dithering to increase the effective resolution by several bits; or features continuous averaging with several weighing factors for quick and convenient noise reduction on your measurement signal.

**EVENT PROCESSING.** Single events—often corrupted by noise, ringing, spikes or glitches—can easily be cleaned and smoothed by 3, 5, 7 or 9 point digital filters. And, making use of the unequalled depth of its memories, a unique mean value processing method is included, producing clean, high resolution and noise-free records of noisy transients fast! Do you have a time or amplitude drift problem? The 9400 keeps track precisely and records in its unique "EXTREMA" Mode all extreme positive and negative values including glitches and spikes as short as 10 ns.

**ARITHMETIC PROCESSING.** The 9400's signal processing software does more than any other oscilloscope in its price range. Waveform operations such as multiplying and dividing, adding and subtracting, integrating and differentiating, as well as squaring, are easily performed—by simple front panel push-button control—on live acquired or stored signals, or combinations of both.

*And there is much more to say about this versatile and cost effective ($9900 base) DSO. Call us now...for details and a demonstration!!

*USA price list only

LeCroy

700 S. Main St., Spring Valley, NY 10977, (914) 578-6038; Geneva, Switzerland, (022) 82 33 55; Heidelberg, West Germany, (06221) 49182; Les Ulis, France, (1) 6907-3897; Rome, Italy, (06) 320-0646; Botley, Oxford, England, (0865) 72 72 75.

Circle 128 for Demonstration

Top: Summation averaging over 1,000 waveforms: expansion and high resolution frequency measurement all shown in one display.

Middle: Extreme Mode shows glitches in digital circuitry, logged over 225 acquired waveforms.

Below: Digital filtering with a 9-point filter smooth noisy transient...
REMEMBER WHEN THE CHIPS WERE DOWN?

Your system, or maybe even your entire line, was down. The chips you ordered didn't meet spec, quantities were insufficient, or maybe they weren't produced at all. It's a hair-raising experience.

INMOS understands how you feel. That's why we're dedicated to the highest standards of quality and reliability, without compromising performance in any of our products: SRAMs, DRAMs, Microcomputer products or ASICs.

For example, our CMOS Static RAMs have quality levels better than 300ppm and reliability levels below 50 fits. This means with 16 of our 16K SRAMs, your cache memory should have better than 100 years of failure-free performance.

We know the stakes are high. At INMOS, you get products you can depend on from a company you can depend on.

### 16K CMOS SRAMs

<table>
<thead>
<tr>
<th>Device</th>
<th>Access Times</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS1403 (x1)</td>
<td>20, 25, 35, 45ns</td>
</tr>
<tr>
<td>IMS1423 (x4)</td>
<td>23, 35, 45ns</td>
</tr>
</tbody>
</table>

### 64K CMOS SRAMs

<table>
<thead>
<tr>
<th>Device</th>
<th>Access Times</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS1600 (x1)</td>
<td>35, 45, 55ns</td>
</tr>
<tr>
<td>IMS1620 (x4)</td>
<td>35, 45, 55ns</td>
</tr>
<tr>
<td>IMS1624 (OE, x4)</td>
<td>45, 55, 70ns</td>
</tr>
<tr>
<td>IMS1630 (x8)</td>
<td>45, 55, 70ns</td>
</tr>
</tbody>
</table>

### LOW POWER DATA RETENTION CMOS SRAMs

<table>
<thead>
<tr>
<th>Device</th>
<th>Access Times</th>
<th>Idr*</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS1403L (x1)</td>
<td>25, 35, 45ns</td>
<td>0.5µA</td>
</tr>
<tr>
<td>IMS1601L (x1)</td>
<td>45, 55, 70ns</td>
<td>10µA</td>
</tr>
<tr>
<td>IMS1620L (x4)</td>
<td>45, 55, 70ns</td>
<td>10µA</td>
</tr>
</tbody>
</table>

All above products are available in MIL-STD-883C. *Idr = Typical Icc at 2V at 25° centigrade. inmos and IMS are trademarks of the INMOS Group of Companies.
Murata kits...meet any noise suppression standard.

ELIMINATE INTERNAL AND EXTERNAL NOISE

Features:
1. Terminal capacitor even eliminates noise above 30 MHz.
2. Meets all noise suppression and current rating standards with its selection of common mode choke coils.
3. Mounts to inside chassis surface for tight, secure grounding.
4. Complies with UL, CSA and VDE standards (under application).
5. Screw mountable.

Specifications:
- Rated Voltage: 250V AC
- Rated Current: 6A
- Dielectric against grounding: 1500V AC 1 min.
- Strength between terminals: 500V AC 1 min.
- Insulation resistance: 500MΩ @ 1 sec.
- Operating Temperature Range: -25°C to +70°C
- Lock Current: 0.5 mA max.

AC NOISE FILTER

3-Terminal Noise Suppression Capacitor: PLI-C Series

International Executive Service Corps

"YOU CAN HELP FREE ENTERPRISE WORK WORLDWIDE!"
ABOUT THE SPEED AND RELIABILITY OF TOSHIBA OPTO COUPLERS.

Among animal lovers, white thoroughbred Arabs are regarded as the finest example of the Equus genus. Toshiba opto couplers share more than just hereditary reliability and outstanding speed with these noble creature – for instance, the 6N series with a switching speed of up to 10 MB/ sec. They also have the colour white in common – Toshiba's white moulding ensures a high current transfer ratio and high isolation voltage.

In other areas, too, Toshiba semiconductor technology is setting standards: from memories via GTR modules, LED lamps, CPU's, custom IC's, bipolar IC's and transistors down to CMOS logic. Tell us about your problems and needs. You won't have to wait long for an answer.

☐ Please send me detailed information on Toshiba opto couplers
☐ and on
☐ I wish to arrange a visit from one of your engineers, without any obligation on my part.

Name:
Company:
Telephone:
Industry:
Address:

Toshiba Europa (I. E.) GmbH, Hammer Landstraße 115, 4040 Neuss 1, West Germany. Tel. (02101) 157 (0)

Circle 160 on reader service card
We let the cat out of the bag.

Millions of children might never have met Dr. Seuss and his famous Cat had it not been for The New York Public Library. That's because our renowned children's librarian, Anne Carroll Moore, gave his first book an outstanding review. He became famous overnight, and Dr. Seuss himself credits her with his success.

Others too, credit our librarians. "The people who work here," says author David McCullough, "provide a service to the whole of society that's never sung enough." Indeed, the librarians are the very heart of the Library.

They are the ten librarians who answer five million telephone inquiries a year. They are the librarians who introduce children to the magic of literature and help adults find employment through our Job Information Center. They are also the librarians who select and preserve books for users of tomorrow.

The Library can help just about anyone with anything. Even a Doctor with his Cat.

LEE TAKES A BIG LEAP: BELLCORE TO A STARTUP

Lee is on the move again, and it means big changes for the former Bell Labs researcher. In the two decades since he left Taiwan to become a chip designer in the U.S., Lee picked up two postgraduate degrees and set up shop in some of the biggest silicon houses in the country. Now he's jumping to Branchburg's tiny Gain Electronics Corp. to head a four-man team forging new ground in gallium arsenide chip design.

Lee is shifting from a research position at Bell Communications Research (Bellcore), Morristown, N.J., to be director of circuit design at Gain, one of a slew of new GaAs companies popping up in central New Jersey [Electronics, Jan. 13, 1986, p. 62].

Moreover, the 45-year-old Chinese native is also making the transition from silicon to GaAs technology. Most of Lee's experience has been with silicon CMOS design, the technology he used to help design AT&T Co.'s WE32000 32-bit chip set. And research that grew out of that project led Lee to invent a new and faster Zipper CMOS while he was with Bellcore [Electronics, April 28, 1986, p. 20].

Lee got his BS in electrical engineering at the National Taiwan University. He began his U.S. career in 1968 as a chip designer at Texas Instruments Inc., Dallas, after earning his master's degree in electrical engineering at the University of Cincinnati. He left TI to chase down a doctorate at the University of Michigan and, after he earned it in 1973, joined Bell Laboratories as a member of the technical staff.

At Gain, Lee will be using the talents that he applied in silicon research to develop high-speed GaAs integrated circuits. But to do so he must swap the mind-set of a researcher, who is concerned with technical feasibility, for that of a pragmatic businessman, who is more worried about manufacturability and a ready market. Lee says that he must get used to the fact that "obviously, research will be very low on my list of priorities."

SMALL DIFFERENCE. But Lee doesn't think it will be hard to adjust. "During the past five years, I was involved in the design of the Bell Mac 3200 chip set," he says, "and my responsibility was not only to design the chips but also to transfer those technologies to the production lines." And to hear Lee tell it, it won't make much difference if those production lines are for silicon or GaAs.

Many people think chip design for the two materials is vastly different. But Lee, who has worked with both, disagrees. "There's some general misconception that GaAs's defect density is awfully high, and hence that will make larger-scale integration difficult," he explains. "But the random defect doesn't hurt as much as people thought it would." Lee says the selectively doped heterojunction-transistor technology Gain is licensing from AT&T gives better immunity against defects and has a better speed/power product than other GaAs technologies.

Lee says part of the impetus for his move to Gain was the changes caused by the Bell System breakup. "I didn't think I'd ever leave AT&T," Lee recalls, but once the breakup was completed in 1984, his feelings changed.

Lee found himself a part of Bellcore, the research arm of the seven regional Bell operating companies. And while Bellcore wasn't a bad place to work,
DEPEYROT IS ON TRACK WITH HIS DESIGN CENTER

MEYLAN, FRANCE

It has been just a year since Michel Depeyrot launched a design center in Meylan for very large-scale integrated circuits. But he's already talking about "our major innovation"—a set of CMOS custom-chip design rules that adapt readily to any silicon foundry's process.

Depeyrot left his job as vice president in charge of design at Thomson Semiconducteurs in neighboring Grenoble to strike out on his own in a business that is still in its infancy in Europe, particularly in France. But by any measure, things at Dolphin Integration SA are on the right track.

By September, the staff will already have tripled from the original five (including Depeyrot), which should stabilize at around 25 next year. A Digital Equipment Corp. MicroVAX II should arrive soon. It will take over most of the graphics work, leaving the company's VAX-11/750 more time for simulation and verification. And by the end of the year, Depeyrot expects to break even.

In addition, he has secured as custom-chip clients both his former employer and Matra Harris Semiconducteurs, which is the other French national integrated-circuit manufacturer. He expects to expand his customer base in the next couple of months with his first foreign client and systems house.

Pride in Technology. Depeyrot's real pride is his company's set of portable design rules for CMOS 2-μm, two-metal-layer technology. "When you analyze the layers in a given IC producer's technology, you realize that even though there are 12 or 15, as many as half of them are not essential to the technology structure—they're added to the process to increase yields," he says.

"What we've done is to develop design rules based on seven abstract layers that correspond to the actual structure," he says. "When the design is finished, we can then generate a tape [for the mask set] automatically, depending on the foundry that is going to produce the chip." This, he argues, gives his customers a lot more flexibility in working with custom designs.

Depeyrot, 46, is a graduate of France's prestigious Ecole Supérieure d'Electricité, and he holds a doctorate in electrical engineering from Stanford University. Before working for Thomson, he spent six years at DEC, where he led the team that put the PDP-11 minicomputer on a single chip.

Depeyrot's plans for Dolphin are ambitious. He says the company will enlarge its catalog of portable design rules to other technologies. It also will tackle the problems of mixed-power and VLSI technologies.

In addition, the company is beginning development of a couple of standard chips to fill market niches. About these Depeyrot will say no more than that they are tools for image and signal processing.

-Tobias Naegle
Silicon Systems has just become a player in the DAC and ADC game with a broad product line including video "TURBO-DACs" and related products. Now you can deal with the company renowned for its IC design automation and combined analog/digital capability in both CMOS and Bipolar technology for your standard DACs and ADCs as well as your custom designs.

For openers, here are just a few of the cards in our data conversion hand now available off-the-shelf from Silicon Systems:

For High-Speed Graphics and Image Processing:
A♦ The SSI 6280 Triple 4-bit Video DAC with a 100 MHz sampling rate, very high accuracy of ±1/4 LSB, and a fast settling time of 8 ns.

AC The SSI 6040 6-bit "Flash" ADC with a conversion speed of 60 ns, accuracy of ±1/2 LSB and expandability to 8 bits.

For Industrial Process Control Instrumentation:
A♣ The SSI 6020 10-bit ADC, which utilizes a tracking technique to provide very fast analog-to-digital conversion in 1 µs. Plus, several other 6, 8 and 10-bit ADCs in commercial and military temperature ranges.

For Pattern and Function Generation:
A♥ The SSI 6030 8-bit Multifunction Data Converter, which provides A/D, D/A, Tracking A/D, Track/Hold, Voltage to Frequency Conversion, Ramp/Sawtooth Generation, and VCO functions. The on-chip DAC has a settling time of 800 nsec.

Although we've stacked the "DAC" in your favor, the experienced player also knows the value of a WILD CARD. Put Silicon Systems' Custom Analog/Digital Capability in your hand for your future Bipolar or CMOS solutions.

For more information on any of the above products, please contact:
Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680, (714) 731-7110, Ext. 575.
U.S. AND JAPAN SIGN LAST-MINUTE SEMICONDUCTOR TRADE AGREEMENT

American chip makers could find their markets in Japan climbing an additional $1.5 billion above the current $600 million level, say White House officials. That optimistic estimate stems from the five-year semiconductor trade agreement reached last week in Washington by the two countries just before the deadline imposed by the Reagan administration. The pact calls for the Japanese government to set up an organization to help U.S. chip manufacturers sell into the Japanese market, to stop dumping by Japanese companies in the U.S. market, to monitor costs and prices on some semiconductor products exported to the U.S. and to guard against dumping in countries where Japanese and U.S. firms compete. In return, the U.S. agreed not to impose dumping-penalty duties on electrically programmable read-only memories and 256-K dynamic random-access memories, and to drop charges of unfair trade practices against Japanese firms that had been made under Section 301 of the U.S. Trade Act.

1987 SEMICONDUCTOR OUTLOOK TOO CLOUDY TO CALL, SAYS IN-STAT...

Calling the trends in semiconductor markets, always a perilous task, has become more uncertain than ever. The outlook right now is so cloudy, says Jack Beedle of market research firm In-Stat Inc., that he cannot for the moment predict next year's trends. Beedle notes in his midyear report, released in late July, that “1987 remains a big question mark as we all wait for the final results of the upcoming tax changes.” The only good news the Scottsdale, Ariz., seer projects is a fourth-quarter recovery of 7.7% in device sales, offsetting a 6.8% decline in the present quarter. Full 1986 results then would be a disappointing 2.9% increase over 1985.

...BUT 1986 FIRST-HALF RANKINGS CLEARLY SHOW JAPAN'S ONRUSH

A doubly disappointing year is in sight for U.S. chip makers. In addition to a sluggish home market, they could well wind up second to Japan-based semiconductor houses in crucial market categories, according to a midyear report that Integrated Circuit Engineering Corp. will release later this month. The Scottsdale, Ariz., consultants say that during the first half of 1986, Japanese companies shipped $10.2 billion in integrated circuits, compared with $9.9 billion for their U.S. counterparts. What's more, the U.S. market for ICs was estimated at $7 billion, compared with $8 billion in Japan in the first six months. ICE also figures that Japanese firms hold the top three slots among first-half IC sales leaders—NEC, with $2.865 billion; Hitachi, $2.270 billion; and Toshiba, $1.975 billion.

AT&T MAY SIGN ON INTEL AS PARTNER IN ISDN ALLIANCE

Another high-impact strategic alliance between a chip maker and a telecommunications-gear manufacturer now looks likely. Hard on AT&T Co.'s late-July announcement of an interface chip for integrated services digital networks, industry watchers surmised that AT&T would sign on Intel Corp. as a partner to develop a range of ISDN chips. A formal announcement of such a pact could come as early as September, although an Intel spokesman insists, “There ain't no deal yet.” Presumably, the pair are teaming up to counter an ISDN alliance between Motorola Inc. and Northern Telecom Inc., signed in late May. Still unanswered is the question of how IBM Corp., a minority shareholder in Intel and a potential head-to-head competitor to AT&T in telecommunications, would react. Telecommunications consultant Spencer R. Rice, of S&R Consultants, Madison N. J., rates AT&T and Intel a stronger pair than Motorola-Northern.
AMD'S OPTIONAL PINOUT QUELLS NOISE WITH DIE ROTATION

Advanced Micro Devices Inc. has yet to take sides in the roiling controversy over changing the pinout of advanced CMOS logic chips (see story, p. 29). But the Sunnyvale, Calif., chip maker has quietly made an optional quick fix to solve the noise problem that led Texas Instruments Inc. to make its change. In the fourth quarter, AMD will offer its Am29800 bus-interface circuits with the ground and power pins at the center of a 24-pin dual-in-line package. Achieved by rotating the die 90° inside the DIP, the move shortens the leads to the pins, lowering the inductance that can produce noise-voltage spikes in fast logic. The pinout move was requested by customer Honeywell Inc.'s minicomputer operation. "We find it is the cleanest way of bringing down the noise levels," says AMD's Roy Selinger, product marketing manager for logic and interfaces. Power and ground leads will remain on the corners of the DIPs in the standard 29800 products.

TAPE-AUTOMATED BONDING MOVES TOWARD SUPERCHIPS

Tape-automated bonding has bounded into the realm of superchips. One of these chips packaged using the technique is Texas Instruments Inc.'s MegaChip Lisp processor. TI first attaches its large, square chip—394 mils on a side—to a 224-lead pattern on 70-mm tape from International Micro Industries, Cherry Hill, N. J. The tape-bonded chips in turn are bonded into custom ceramic chip carriers. Other companies are picking up on TAB for much larger chips. To meet their needs, IMI is developing a multilayered TAB interconnect for extremely large chips having over 2,000 leads. Such devices need TAB for its pretesting capabilities and for a minimum-length high-speed interconnection.

SEEQ PINS ITS FUTURE ON EEPROMS

Seeq Technology Inc. is making a strong bet that its new flash electrically erasable programmable read-only memory technology can make conventional ultraviolet EPROMs obsolete. The San Jose, Calif., company last week abandoned the commercial EPROM business, laying off 150 of its 425 workers as it dropped out. Seeq has targeted its QPROM, a single-transistor flash EEPROM, as a high-density replacement for the EPROM [Electronics, June 16, 1986, p. 17]. EPROMs accounted for two thirds of Seeq's unit shipments but for only one third of its revenues.

BROOKTREE CASTS ITS EYE ON ATE TEST-HEAD MARKET

Brooktree Corp. has spotted a promising semiconductor-market niche—blazing-fast very large-scale ICs that carry the many circuits required in leading-edge automated-test equipment. And the San Diego company plans to fill the niche fast, with first products due by the end of the year, says president James A. Bixby. Each new generation of ATE gear must run faster than the parts being tested, posing device-design challenges that cause the test head alone to account for 30% of an ATE system's cost. Total ATE market value of some $100 million this year makes this "a real opening for a company like us to go after," says Bixby. Brooktree's intentions for the ATE business have to be taken seriously: the privately held firm already has pulled off a similar feat with its first line of products. It makes specialized, very fast digital-to-analog converter chips that bundle many of the back-end processing jobs in computer-graphics displays. The firm, second-sourced by 5% owner Fairchild Semiconductor Corp., has won a major share of business in forthcoming work-station and computer lines. Brooktree designs and tests its products but uses outside foundries to fabricate them.
A thousand times less loss.
A thousand times more efficiency. TMOS™ SENSEFETS™

The MTP10N10M SENSEFET is a milestone in power MOSFET technology. So simple, so straightforward in concept, yet so outstanding, we patented it.* And we're incorporating it into many of our leading-edge power semiconductors.

A mirror image of efficiency.
SENSEFETs are the first, multi-function powerFETs to provide direct access to a few, isolated source cells to measure current. Inherently-matched to the thousands of others they represent, acting separately through their own pins, these cells conduct, or mirror, only a miniscule fraction of drain current out of the mirror (M) terminal to generate voltage for comparator referencing.

This allows use of nominal value, low-cost, low-power resistors instead of large, inefficient and expensive power types.

Typical MTP10N10M sense ratio is greater than 1,000 so the amount of sense current is more than three orders of magnitude less than the load current. That results in a thousand times less power dissipation when compared to conventional current sensing techniques. That's as efficient and lossless as you can get.

An easier way to control design.
A SENSEFET-switching power supply calling for 200 mV drop across the sense resistor to sense 10 A maximum current flow requires a small resistor of 36 ohms with a power dissipation of only 1.1 mW. Plus, no significant heat is generated near the powerFET. A conventional circuit requires a costly, 0.02 ohm unit, taking up to $\frac{1}{2}$ x 1" of real estate and dissipating 2 W.

If all this cutting-edge technology looks good to you, see what little the MTP10N10M costs: just pennies more than an equivalent, but ordinary, powerFET.

That's a true reflection of Motorola's constant commitment to price leadership.

---

*U.S. Patent No. 4553084.
Only one company is ready to ship Data Acquisition products for MicroVAX II.

Data Translation is ready to ship today. Hardware. Software. A full range of data acquisition solutions for the new MicroVAX II for scientific and industrial applications.

Call now for delivery in five days or less. But, please, be quiet, others are sleeping.

Call (617) 481-3700

Product Characteristics | Model Numbers | Features | Software Support
--- | --- | --- | ---
Rolled or Interrupt driven Analog I/O | DT2762 ADV11-C | 12-16 bit resolution, 50kHz A/Ds 10mV-10V inputs, up to 64 channels | MicroVMSLIB
| DT2756 AAV1-C | 4 12-bit D/A's per board Settling time 3us per DAC | MicroVMSLIB
| DT2781 DT2785 AVX11-C | A/D and D/A boards - 12-16 bit resolution A/Ds, 801/16SE, 10mV to 10V input, 2 12-bit D/A's | MicroVMSLIB

Analog I/O with Continuous Performance DMA | DT2752 DT2757 | 12-16 bit resolution A/Ds, up to 801/16SE, throughput up to 250kHz, and programmable gain | MicroVMSLIB

Digital I/O | DT2751 DRV11 | Two 12-bit D/A's designed for waveform generation and point-plotting | MicroVMSLIB
| DT2768 DRV11 | Digital I/O board with 16 input and 16 output lines | MicroVMSLIB
| DT2769 KWW11-C equivalent, Real-time clock | MicroVMSLIB

Continuous Performance is a patented technique of Data Translation for the collection or output of large amounts of data without losing a single data point.

See our new 646 pg. catalog/handbook or see us in Gold Book 1986. Or call for your personal copy today.
AUGUST 7, 1986

PRODUCTS NEWSLETTER

TI TRIMS PRICE OF IBM TOKEN-RING CHIP SET BY 60%

Texas Instruments Inc. says greater sales volumes and manufacturing efficiencies have enabled it to cut 60% from the price of its adapter chip set for the IBM Corp. token-ring local-area network. The five-chip TMS380 has been reduced from $385 each to $150 in 100-piece quantities. The Dallas company is also quoting $88 prices for 1987 deliveries in lots of 25,000.

AMD ADDS TWO 8-BIT CMOS SINGLE-CHIP COMPUTERS

Two new single-chip 8-bit microcomputers are coming from Advanced Micro Devices Inc. early this month. This week, the Sunnyvale, Calif., company rolls out its CMOS version of Intel Corp.'s 80C31. The chip has an active power dissipation of 120 mW. It contains 128 bytes of RAM, 32 programmable I/O lines, two 16-bit timers, and a full-duplex serial port. It sells for $10.25 each in a 40-pin plastic DIP. A similar 8-bit microcomputer with 8 K of ROM will be introduced next week. The 12-MHz 8053AH will cost $5 each in lots of 1,000 plus a $2,500 mask charge.

DEC CONTINUES TO ROLL OUT NEW VAX COMPUTERS USING THE BI BUS

Digital Equipment Corp. continues to introduce new products at a steady clip. This week's expected announcements are of two new VAX machines using the VAX BI Bus. The VAX 8700 is said to offer performance in the range of 6 million to 7 million instructions/s. A second new computer reportedly will pack dual processors and execute at about six times the speed of a VAX 780. Pricing was unavailable.

INTEL ANNOUNCES AI PROGRAMMING LANGUAGES FOR 32-BIT 80386

Intel Corp. is teaming with four software firms to offer versions of the artificial-intelligence programming languages Lisp and Prolog for the Santa Clara, Calif., company's 32-bit 80386 microprocessor. In doing so, Intel hopes to boost the chip's prospects as the engine of choice for AI applications, making it an attractive alternative to specialized Lisp machines. Intel's 80386 partners are Arity Corp., Concord, Mass., offering the Unix-based Arity/Prolog programming environment; Franz Inc., Alameda, Calif., with its Extended Common Lisp programming environment running under the Unix operating system; Gold Hill Computers, Cambridge, Mass., with the Gold Hill Common Lisp environment under both Unix and PC-DOS; and Lucid Inc., Menlo Park, Calif., offering the Common Lisp development environment, also under Unix. Pricing has not been set yet because the products won't be available until the fourth quarter (for Franz's Lisp) and the first quarter of next year (for the other three). Other products are in the works for the 80386 at two Palo Alto, Calif., companies: a Prolog package from Quintus Computer Systems Inc. and an expert-system tool kit from Teknowledge Inc.

ON-LINE SERVICE KEEPS CHIP USERS MORE UP TO DATE THAN DATA BOOKS

Designers can throw away their printed data books and instead turn to an on-line data-base service that provides complete information on integrated circuits and discrete components. To be updated weekly, the DesignLine service from Engineering Information Services, Cupertino, Calif., is more current than data books, which are issued yearly. DesignLine differs from its competitors in that it will make available three analysis services: logic simulation, behavioral modeling, and physical modeling. The service provides both text and graphic information—such as a part's pinouts—and charges $60/h; it is delivered over phone lines to a customer's personal computer.
AI GEAR GOES TO MARKET IN JAPAN, SALES IN U. S. TO FOLLOW

Mitsubishi Electric Corp. has turned some of the first hardware developed for Japan's Fifth Generation Computer Systems Project into a powerful work station for artificial-intelligence research. The Tokyo firm now offers—for $125,000—a commercial version of the personal sequential inference (PSI) machine developed by the Institute for New Generation Computer Technology [Electronics/Week, Dec. 3, 1984, p. 57]. Mitsubishi's PSI, which has 20 megabytes of dynamic RAM, uses an extended version of the Prolog AI language. In addition to the main memory, which can be extended to 80 megabytes, the work station has 40-K bytes of cache memory, two 1-megabyte floppy disks, a 200-megabyte hard disk, a 17-in. monochrome display, and a printer. Mitsubishi expects to start exporting the work station to the U.S. by the end of next year.

DISTRIBUTED-FEEDBACK LASER BOOSTS FIBER-OPTIC TRANSMISSION DISTANCE

NEC Corp. will start production in September of single-mode distributed-feedback laser diodes for the 1.55- and 1.3-μm bands. The devices are suitable for high-capacity single-mode optical-fiber circuits operating at 1.6 gigabits/s. They will transmit data over distances of 100 to 200 km at a 1.55-μm wavelength and 80 to 100 km at 1.3 μm without repeaters. The 1.55-μm NDL5650 has a power output of 5 mW and will sell for $3,526, while the 1.3-μm NDL5600 is rated at 8 mW and will sell for $2,885. Production will start at 500 to 1,000 pieces a month, rising to 2,000 a month next year.

EMCORE TO UNVEIL PRODUCTION VERSION OF ITS DEPOSITION SYSTEM

Come this fall, Emcore Inc. will have the first truly automated production version of its GS 8000 metal-organic chemical-vapor-deposition system. The South Plainfield, N.J., maker of processing systems for growing layers on gallium arsenide wafers says the new model will feature cassette-to-cassette wafer handling, doubling the 40-wafer-per-day throughput of Emcore's laboratory systems [Electronics, Aug. 5, 1985, p. 53]. The unveiling is slated for Semicon East next month in Boston, and the system will cost about $200,000 for a low-end model to nearly $1 million, depending on user requirements.

TRW FLASH CONVERTER SUITED TO HIGH-RESOLUTION RADAR

A monolithic 9-bit flash analog-to-digital converter from TRW Inc. operates with linearity errors of less than 0.2% (adjustable to 0.1%) over the full -55°C to +125°C military operating range. The TDC1049's low error rate and 30 megasamples/s sampling rate suit it for high-resolution radar, infrared processing, and video-data conversion. The chip, which is available now from TRW's LSI Products Division in La Jolla, Calif., has 57-dB signal-to-noise ratio. The TDC1049J3A military-grade version is priced at $560 per chip.

SOFTWARE PACKAGE KEEPS TABS ON IEEE-488 BUS ACTIVITY

A troubleshooting software tool from Interface Technology for the widely used IEEE-488 interface bus can substantially reduce system integration time. The Bus Analysis System works with the Glendora, Calif., company's model 488 Bus Analyzer and an IBM Corp. Personal Computer or compatible machine to provide complete monitoring, control, and analysis functions. The system has two levels of control to exercise an interface under test. It can simulate any condition or sequence, and no matter how complex the system, the monitor can quickly show bus activity, including the control lines. The software package is priced at $225 and will be available in 6 to 8 weeks.
Transmit and receive data simultaneously at different rates with one device.

Introducing Rockwell International's R65C52—the newest member of our high-speed, low-power CMOS family. Operating at only 10 mW per MHz, the R65C52 Dual Asynchronous Communication Interface Adapter (DACIA) features an internal baud rate generator. It eliminates the need for multiple component support circuits and requires only a single crystal.

The transmitter and receiver baud rate can be selected for 15 different rates under program control from 50 to 38,400 baud or 1/16 times the external clock rate. And, Rockwell's DACIA is programmable for word lengths of 5, 6, 7 or 8 bits; even, odd, or no parity; and 1 or 2 stop bits. In addition, the device has all the controls needed for data set modem operation.

More transmission per time period cuts costs.

By delivering data faster through dual asynchronous communication, line costs are reduced. Additional savings in components are realized by Rockwell's single-chip DACIA that requires less board space, provides higher reliability and affords greater design flexibility.

For more information on the R65C52 call your Rockwell distributor or sales representative today.
MITSUBISHI is worldwide one of the leading manufacturers of logic-devices in bipolar and MOS-technology. We deliver a broad range of TTL-circuits in superior quality with low AQL-rates at competitive prices. Full compatibility to the products of major US-suppliers and availability is also guaranteed.

We have the right choice for your specific applications: the industry standard TTL-series 74LSXX, 74ALSXX and the 74HCXX will provide a cost-effective solution for your product. (Series 74ASXX will be available soon)

And using TTL-logic devices from MITSUBISHI gives you one advantage more – our constant price policy. In fact the only thing more remarkable than our product reliability is our competitive and stable pricing.

LS-TTL:
- Low cost
- High fan-out
- High breakdown-input-voltage
- 153 types available
- Industry standard compatible

ALS-TTL:
- High speed/low power
- High fan-out
- 202 types under development (83 types available)
- Industry standard compatible

HC/HCT:
- Low power dissipation
- High noise margin
- Wide operating voltage range
- 160 types under development (60 types available)
- Industry standard compatible

SO-packages available for all families

So, if the next TTL-request is on your desk, don’t forget the alternative: think MITSUBISHI, the better choice. Samples and detailed data sheets are available on request.

*) Series M74AS coming soon
**IT'S AN ALL-OUT FIGHT OVER PINOUTS FOR FAST CMOS LOGIC**

Most agree there is a noise problem, but is TI's fix too drastic?

DALLAS

A controversial bid to break from two decades of packaging standards has landed the new generation of CMOS glue logic in what is expected to be a pinout battle of the decade.

Commodity glue-logic parts generally use package pinouts that are standard across chip families. Suddenly, however, Texas Instruments Inc. and its second-sourcing partners are changing the rules, casting a cloud over the next wave of fast CMOS logic.

TI, along with Philips and the Dutch giant’s U.S. subsidiary, Signetics Corp., are moving the ground and Vcc (power) pins on future advanced CMOS logic from the corner to the center of dual inline packages [Electronics, July 24, 1986, p. 21]. The move is aimed at reducing the inductance of long leads and quelling system noise—voltage spikes that commonly occur on unswitched pins when multiple outputs are switched simultaneously in fast logic chips.

But the decision has stirred a storm of protest from early suppliers and future vendors of advanced CMOS logic. Adamently opposed are Fairchild Semiconductor, Hitachi, Integrated Device Technology, RCA, and VTC. Motorola and National Semiconductor, which launched the first generation of silicon-gate CMOS logic five years ago, remain undecided as they consider entries into the unfolding market.

At stake are fortunes in advanced CMOS logic markets, the next generation of fast computers and workstations, and the life span of the through-hole DIP, which emits more noise from pins than do the short-leaded surfacemount packages.

OPPOSITION. Opponents charge TI, Philips, and Signetics with making a calculated marketing maneuver aimed at slowing the use of advanced CMOS logic until their own products are available this year. TI and Signetics counter that the noise problem is polluting new board designs. They plan to submit to Jodex’s 40.2 logic committee their plan to change the pinout and in some cases increase the number of ground leads to four and Vcc leads to two on chips with more than three outputs. The committee will meet Aug. 13-15.

The new pinouts increase the length of the 300-mil-wide DIPs for a given function. Most existing logic parts housed in 14-pin DIPs would go to 16 pins. The 16-pin chips would grow to 20, and the 20-pin parts to 24; TI is developing a 28-pin 300-mil DIP for current 24-pin functions. To help offset the size increase and ease board layout, Signetics and TI are also proposing a new flow-through architecture that places most inputs on the right side of the package and outputs on the left.

Many Jodex members question efforts to alter all logic functions, because the larger multiple-output components—such as octal bus drivers—are the center of most noise concerns. Fairchild, Integrated Device Technology, RCA, and other companies believe the bulk of the system-design hurdles can be reduced or eliminated either by new output-driver circuits, more prudent board layouts, or, in the long run, by greater use of surfacemount packaging.

But TI’s Delbert A. Whitaker, senior vice president in the Semiconductor Group in Dallas, says the only way other suppliers can keep the speeds and existing pinouts without data loss is “to repeal the laws of physics.” Whitaker says he was the last top TI manager to be convinced by internal technical arguments favoring a break with the existing standard—which was, ironically, set by TI in the mid-1960s with the introduction of 74-series TTL.

While logic merchants draw their battle lines, system-hardware designers are faced with trying to distinguish between technical truth and strategic jockeying. As in all pinout wars, major casualties are nearly certain among both chip makers and chip users.

“We are going to be more cautious and wait for more functions to become available,” says Andy Bechtolsheim, technology vice president of Sun Microsystems Inc., Mountain View, Calif. “Ultimately, the new pinout is the right move. It is just that they should have done it 10 years ago.” He calls the move “a very painful thing, because you cannot upgrade or retrofit the new CMOS logic into designs.”

Even with the changed pinout, systems makers will have to struggle with noise at the board level, says Bruce Imsand of Intergraph Corp. “No one is going to have a good time pushing 15-ns edges around on a 100-in. 2 board,” says Imsand, vice president of systems development at Huntsville, Ala., company. “That’s why I have to chuckle a little when I hear [semiconductor] people getting heated up about what almost seems to be an issue in an academic vacuum, compared to overall board design.

“I think TI is right—if the technical issues were the only issues.” But he worries that a new pinout leaves no fallback to existing bipolar parts if problems crop up. Intergraph has chosen advanced CMOS logic from Fairchild, which uses the standard pinout.

Other chip customers who favor the status quo mostly want drop-in replacement of older chips to speed up or cut the power use of existing boards, says Ray Becker, Fairchild’s technology manager.
BEFORE THE PINOUT BOMBSHELL: A CHRONOLOGY

Here's how the industry stepped into the controversy over pinouts for advanced CMOS logic (ACL):
• 1985, first half. Early ACL parts appear with bipolar speeds and compatible pinouts from such companies as Integrated Device Technology Inc. and VTC Inc. Another, Zytrex Corp., after splashing "Bipolar bites the dust" across billboards, files for protection under Chapter 11.
• May. Fairchild Semiconductor Corp. discloses it will be aiming an ACL family at Texas Instruments Inc.'s advanced low-power Schottky line. TI lays plans to counter with ACL of its own.
• October. Fairchild unveils its FACT (Fairchild Advanced CMOS Technology) family.
• Fall. TI and Signetics Corp. start alternate-sourcing talks for ACL. The two bipolar-logic competitors also discuss common problems with noise produced by the simultaneous switching of multiple outputs in TI's ALS/AS and FAST products sold by Signetics. Engineers start looking for a way to cut noise.
• 1986, January. Fairchild begins volume shipments of its first FACT parts.
• February. TI, along with Philips and its Signetics subsidiary, announces intentions to develop ACL parts, indicating that they will be pin-compatible with existing bipolar-logic families. About the same time, TI sees working silicon on its first three 1-µm parts. Several weeks later, marketing managers yield to technical arguments: the decision is made to move power and ground pins to the center of the package, causing a three-month delay in product introductions.
• March. RCA Corp. unveils a line of standard-pinout ACL.
• May. TI and Signetics begin briefing prime customers and some competitors on plans to move pins on ACL in hopes of getting industry opinion behind a proposal they plan to make before the August Jedec meeting.
• Early July, Hitachi Ltd. announces it will second-source Fairchild's FACT line.
• Mid-July. Fairchild, armed with copies of the final proposal from TI and Signetics, takes the initiative, campaigning publicly for no change in the location of ground and power pins. Fairchild claims the TI ACL speeds have been set too fast by mistake. Hitachi, Integrated Device Technology, RCA, VTC, and others plan to fight the pinout change.
• Late July. Jedec 40.2 chairman Richard Funk says his panel does not plan to take up the TI-Signetics proposals. Integrated Device Technology Inc. plans a counterproposal for the August Jedec meeting that would have the 40.2 committee support the current pinout and call for circuit design to ease noise problems.

for marketing and sales in New England. The year-old FACT (for Fairchild Advanced CMOS Technology) family, which uses the standard pinouts, now has 35 part types, and Fairchild plans to have 100 in production by year end. The company claims more than 250 design wins. Widespread adoption of a new pinout would scrub those early market victories, and it would take about three months per part type to alter FACT layout to bring ground and Vcc pins to the middle of the package.

"One major computer company told me they are concerned about the cost of a change because their computer-aided-design system is set up for the standard pinouts," says Becker.

TI contends that customers with little experience with fast bipolar logic are the most apprehensive. "The people that have designed with Advanced Schottky, Advanced Low-power Schottky, and Fairchild's FAST bipolar chips understand the noise issue, and when you show them the magnitude of the problem caused by CMOS's rail-to-rail switching, they agree this [change] is the solution," says Dwain Chaffin, TI vice president in charge of standard logic.

Signetics' Frank Schneider, vice president and general manager of the Standard Products Division, says the noise issue was initially raised by customers using FAST, which Signetics second-sources. "There have been customers beating the heck out of us over FAST once they tried to switch six outputs and hold two steady. Ground bounced all over the place," he says. "TI was finding the same response with AS and ALS. The good, solid technical systems guy is going to say, 'You guys finally listened to us.'"

Charles Hunt, senior principal engineer at Computographic Corp., Wilming-ton, Mass., agrees. "I've gone through all the pitches, and the only one that has responded to the noise issue is the TI proposal. Until TI comes on line, I don't consider advanced CMOS logic viable for Computographic."

At Prime Computer Inc. in Natick, Mass., Steve Albino, section manager in component engineering, believes the trouble of dealing with a new pinout is worth the price for speed and easier debugging of board layouts. But Fairchild says that of 1,000 customers receiving FACT parts, none has encountered a noise problem serious enough to curb use of the devices.

The TI-Signetics proposal is likely to get a chilly reception at the Jedec 40.2 committee. For one thing, RCA Corp.'s Richard Funk, manager of standard IC applications in Somerville, N.J., is chairman of the committee. He believes the pinout change is a result of a design flaw in TI and Signetics parts, a charge TI and Signetics deny. Funk says RCA has redesigned its octal parts to cut dv/dt levels at the corner pins.

Integrated Device Technology Inc., Santa Clara, Calif., is ready to make a counterproposal to the pinout change before the upcoming Jedec meeting, says Tom Kadlec, product marketing manager for logic. "We want to see everyone support the standard pinout and solve the noise problem with better designs and output structures," he states.

ENCRIPTION

SYNNYVALLE, CALIF.

A method of exchanging private encryption keys over public networks is moving into silicon. Cylink Inc., a Sunnyvale maker of encryption equipment, says the process makes key distribution far more secure than the data the keys unlock, and the chip makes the process much faster.

Cylink's chip supports two major algorithms for public key encryption—its own and the RSA algorithm marketed by RSA Data Security Inc. Both algorithms derive keys from the exponentiation of large prime numbers.

Public algorithms such as the Data Encryption Standard make it possible for independent parties to send and receive encrypted data. But before doing so, they have to agree on a key to decipher it. The classic method has been to send the key by courier, which is expensive, slow, and vulnerable to the classic countermove: bribing the courier. Moreover, the method is impractical in systems where keys are changed frequently.

Public key systems, in which a secret key is matched with a publicly distribut ed key, solve these problems. Users wishing to receive encrypted data distribute a public key related mathematically to a privately held key used in
decryption. This makes high-security key-transfer processes unnecessary.

RSA Data Security, Redwood City, Calif., marketed the first public key algorithm, developed by the company's founders at the Massachusetts Institute of Technology. It uses two large prime numbers to derive a modulus in which public and private keys are related. The algorithm's creators, Ronald Rivest, Adi Shamir, and Leonard Adleman, founded RSA to lease commercial rights from MIT. Stymied in a 1983 attempt to implement the RSA algorithm in 3-µm CMOS (the company it licensed failed), RSA turned to software this time. The firm's Mailsafe and Comsafe packages, introduced this spring, run under MS-DOS.

Cylink, however, has handcrafted a 1,024-cell, 150,000-transistor key-distribution processor in 2-µm CMOS. Its most immediate use will be in the company's own data-encryption boxes. However, any company making DES equipment may have a use for key management.

The hardware speeds up execution of both the RSA algorithm and Cylink's SEEK (for secure electronic exchange of keys) algorithm. The chip, Cylink says, can also encrypt entire messages at 6,500 b/s. As a key manager, it reduces handshaking time to less than a minute from the many minutes required by software-only systems.

Cylink's SEEK algorithm differs in some fundamental respects from RSA's. For example, where RSA uses two large primes, Cylink uses a function of one prime. But the two are enough alike that the bit-slice structure of the Cylink chip, the CY1024, allows it to be used with either algorithm. The companies are negotiating ways to offer an RSA license with Cylink's chip.

Like RSA, SEEK is essentially a method of doubly encrypting a message, once in a public key and once in a private key, by a method that is commutative—that is, it does not matter which key is applied first. SEEK's public key is derived by raising a known constant to a power equal to the secret key. The public key is equal to this exponential value in the modulus of a known 500-digit prime supplied by Cylink.

TOUGH NUT. Cracking the private key therefore entails finding the discrete logarithm of the secret encryption exponent, a process Cylink founder Jim Omura says is "several orders of magnitude" harder than cracking a message coded in the 512-bit DES algorithm. The RSA method results in a key that would take between 10 years and several million years of brute-force calculation on a supercomputer to decipher; adds RSA marketing vice president James Bidzos.

Introduction of the key-management chip comes as end-to-end data encryption is beginning to break into the main-

stream of data communications. Most encryption is now performed between major nodes in a network, with security being a matter of physical locks and keys. But with the proliferation of networks and personal computers, individual keys become necessary for each user, says Omura.

SEEK is already under license to several large users, including a telecommunications utility, an aerospace firm, and a federal agency. This week, RSA will announce an agreement with Lotus Development Corp. to include its technology in future Lotus products.

"The real applications of key management are not in security. They are in office automation," says Bidzos. He's referring to the RSA algorithm's ability not only to encrypt data, but to append a digital signature that verifies the source and integrity of the data. Frequently, Bidzos says, users are less concerned with someone seeing their data than with making sure it's authentic.

Secure as they may appear, the RSA and SEEK algorithms will still have to win user acceptance, says consultant Donn Parker of SRI International, Menlo Park, Calif. Any private system will have to win the same kind of acceptance that the National Bureau of Standards has obtained for the DES.

"The purchaser has to get the feeling that the company providing the algorithm is legitimate, and that there is no Trojan horse in it," Parker says. "DES became so popular because IBM and the NSA put 17 man-years into trying to break it, and couldn't. So confidence in DES has built up."

Omura says the Cylink chip, fabricated at VLSI Technology Inc., will be shipping by September. No price is set, but it will eventually sell for about $100 in volume.

---

**TELECOMMUNICATIONS**

**FCC STALLS SATELLITE MOBILE RADIO SERVICE**

WASHINGTON

It's back to square one for the 12 companies competing for the right to operate a potentially lucrative land Mobile Satellite Service, now that the Federal Communications Commission has decided against allotting to the MSS any of the heavily used 800-MHz ultrahigh-frequency band. The FCC assigned the service instead to the less-desirable L band and allotted the available uhf frequencies to metropolitan public-safety agencies, which have lobbied strongly for them.

The decision bitterly disappointed the 12 potential MSS operators. It lays the groundwork for "a horrendous political battle," says Michael L. Exner, president of Skylink Corp., one of the contenders. "It will undoubtedly delay the implementation of an MSS satellite."

The FCC move also will raise international hackles, especially since the commission upset its own 1982 agreement with Canada to establish the MSS in the 800-MHz band.

An MSS would provide communications capability for public-safety and private customers operating outside metropolitan areas served by ground-based two-way and cellular radio services. It could eventually represent a $1 billion annual market for the system operator. There is also money to be made by vendors that will sell equipment to support the service.

In its controversial July 24 decision, the FCC voted three to two to earmark 6 MHz of the uhf band in question for terrestrial two-way radios for public safety agencies—police and fire departments and ambulance services. MSS was kicked up into a section of the less-crowded L band, which had already been allocated internationally for use by Aeronautical Mobile Satellite Service.

The FCC decision represents a victory for public-safety forces led by Associated Public-Safety Communications Officers Inc. (APCO), New Smyrna Beach, Fla. With support from Motorola Inc., the world's largest manufacturer of two-way radios, the group had lobbied to get 800-MHz frequencies adjacent to...
existing public-safety channels.

"We are currently out of 800-MHz frequency in 11 major metropolitan areas," says APCO executive director Robert E. Tall. Public-safety agencies need the adjacent bands to add channels without buying new radio gear, he says.

For the MSS applicants, however, the implications of the FCC ruling are mixed. The positive side is that, although the 800-MHz band went to terrestrial public-safety uses, the FCC did find slots totaling 27 MHz for MSS in the L band. The decision has a negative note for MSS, too; it is likely to delay the launch of new radio gear, he says.

For the MSS applicants, however, the implications of the FCC ruling are mixed. The positive side is that, although the 800-MHz band went to terrestrial public-safety uses, the FCC did find slots totaling 27 MHz for MSS in the L band. The decision has a negative note for MSS, too; it is likely to delay the launch of new radio gear, he says.

In 1982, the U.S. and Canada agreed to coordinate MSS establishment in the 800-MHz band. The proposal for rule-making that the FCC issued in January 1985 proposed to set aside 8 MHz near 800 MHz. Last month's FCC decision was an about-face. But "out of comity to Canada," the commission did place 4 MHz in reserve pending the outcome of negotiations.

Moreover, if both countries put MSS in the 800-MHz band, Berry says, each country's system operator could use the other's satellite for a backup, eliminating the need for a costly spare.

In 1982, the U.S. and Canada agreed to coordinate MSS establishment in the 800-MHz band. The proposal for rule-making that the FCC issued in January 1985 proposed to set aside 8 MHz near 800 MHz. Last month's FCC decision was an about-face. But "out of comity to Canada," the commission did place 4 MHz in reserve pending the outcome of negotiations.

IMAGING

OPTICS OPEN UP ROLES FOR ASSOCIATIVE MEMORY

LOS ANGELES

Enter just a fragment of an image into a new associative memory from GM/Hughes Electronics Corp., and it can return the complete image as its output. That's the most dramatic proof of associative memory's potential for a practical payoff, being brought to life by an all-optical approach eliminating any need for complex digital circuitry.

As an intriguing prospect in parallel processing, the associative-memory approach has for years attracted some research attention with few practical results. But associative memory based on emerging neural-network theory aimed at replicating the human brain's workings, might operate with less-than-precise instructions, opening up new possibilities in computer techniques—the memory processes data as well as storing it.

Besides optical memory's roles in pattern recognition, image manipulation, and robotic vision, it could be used in a "hetero-associative" memory, which would employ neural-networking techniques and would have the capacity for learning.

The new setup uses a holographically stored image as the data base, as did some earlier experiments, but adds what are called phase-conjugate mirrors. These devices go on each side of the hologram to form a resonator cavity that provides a nonlinear interaction with the stored images, producing feedback, a thresholding function, and gain. The memory thus obtains properties it needs to become—with further work—a stable processing mechanism.

A bevy of research teams has been racing to build a working prototype of
Optoelectronic multichip arrays

Patterned after insect eyes

The eye of an insect: hundreds of individual eyes packed into a tiny area. A miracle of nature, impossible to duplicate. Impossible?

Optoelectronic multichip arrays from Siemens are patterned after these eyes: opto-chips, without package, closely arranged on PC boards. The use determines the configuration. Line, matrix, ring – or any other arrangement.

As sensor arrays they detect, locate and measure visible and infrared rays. Their signals are converted into measurement data, display and video-screen readouts, control signals or commands for centering and positioning operations. IRED or LED chips can be used as source of radiation.

All multichip arrays are customer-tailored from serialized optoelectronic semiconductor chips. This means that they are

- qualitatively equal to solutions with individual components, but functionally superior, and
- cost-effective, even in relatively small quantities.

For further information about our multichip arrays, write to: Siemens AG, Infoservice 12/1188, Postfach 156, D-8510 Fürth, quoting "Opto-arrays".

Circle 162 on reader service card
And much more!

Now there are versatile mini-thermal printers with a host of important features you have not been offered before — plus they do graphics and total blackouts!

• CLEARER
An advanced fixed print head and stable-contact forms are the secret. You'll get clarity that no other printer can match — even for detailed graphics.

• QUIETER
Head movement means noise. Fujitsu's stationary head design has virtually eliminated irritating printing noise — a welcome relief to any office.

• FASTER
At 80 characters per second, both models double the printing speed of conventional types so the job is finished in half the time.

• MAINTENANCE-FREE
No head movement, no maintenance problems. And their unique wear-resistant structure provides an operating life of up to 20 million dot lines.

• UL RECOGNIZED
Fujitsu has obtained UL recognition for its mini-thermal printers.

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>FTP-020 Series</th>
<th>FTP-040 Series</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dot configuration</td>
<td>140 line dots</td>
<td>280 line dots</td>
</tr>
<tr>
<td>Dot pitch</td>
<td>70 dots/inch</td>
<td></td>
</tr>
<tr>
<td>No. of printing columns</td>
<td>20 (5 x 7 dots)</td>
<td>40 (5 x 7 dots)</td>
</tr>
<tr>
<td>Character size</td>
<td>1.8 x 3.0 mm</td>
<td></td>
</tr>
<tr>
<td>Printing speed</td>
<td>80 characters/sec.</td>
<td></td>
</tr>
<tr>
<td>Printing paper width</td>
<td>60 mm</td>
<td>110 mm</td>
</tr>
<tr>
<td>Input interface</td>
<td>8-bit parallel (Centronics Standards)</td>
<td></td>
</tr>
<tr>
<td>Power source</td>
<td>Logic section: 5VDC, 1A (max.)</td>
<td>Head section: 24VDC, 2.5A (max.)</td>
</tr>
</tbody>
</table>
Now, Macro Support for ALL your Micro's!

Meet the PMDS 3—a universal microprocessor development system based on a combination of the IBM PC-AT and the Philips Integration and Debug Station, PIDS. Real-time trace and emulation memory boards can be added to the Universal Debug System within the PIDS/AT expansion box. A comprehensive range of cross-software and debuggers provide a total development environment. The result? Macro support for over 40 current microprocessors and microcontrollers!

- **Transparent real-time emulators**, in the form of Microcomputer Adaptor Boxes, give you full target-system control through transparent emulation of the target processor. And programs can be executed in real-time in both emulation and simulation modes.
- **Super-friendly user interface**. Simple yet powerful command entry, extensive help facilities and windowing software enhance user friendliness.
- **High-level language debug** supports structures, procedure calls and tracing program variables, and facilitates backtracing, step at HLL and conditional statements, software tracing of memory locations and registers, etc.

Test the difference

- **Product credibility** in technology, technique, quality and service is assured because the PMDS3 is backed by the vast corporate resources of one of the world’s largest electronics companies.

Test the difference and you’ll also agree that Philips wins on price and performance!

Write to: Philips I&E, T&M Department, Building HKF/55, 5600 MD Eindhoven, The Netherlands: 040-78 28 08, Germany: (0561) 50 15 11, Great Britain: 0223-38 88 66, France: 01-63 00 1111, Belgium: 02-525 111, Switzerland: 01-48 22 11, in the US call 800-631-7122 except Hawaii, Alaska and New Jersey. In New Jersey call collect (201) 529 3800 or write to 86 McKee Drive, Mahwah, New Jersey 07430 (201) 529-3800, TWX: 710988-5348. For the Philips Sales Office or Representative nearest you call Toll Free 800-631-7172.
such a memory, but the first to reveal findings, earlier this year, was a group at Hughes's Malibu Research Laboratories. Scientists at the GM subsidiary call their prototype an associative holographic memory with feedback using phase-conjugate mirrors.

Hughes technical staff member Gilmore J. Dunning says of the new development, “It’s a big plus. You do not need an exact input to get an exact output.”

The prototype works by identifying data through general associations, as does the brain. Moreover, the approach makes use of massive parallelism—the entire picture field is processed at once. The combination of that very high data capacity and the associative capability is creating “excitement in the [optical and computer] community for what it can do,” contends the Hughes scientist.

Dunning’s opinions are shared by Sze-Keung Kwong, a scientist formerly on a California Institute of Technology team that demonstrated a similar memory. “Using phase conjugation is a very important step toward making associative memory a practical device,” says Kwong, now a researcher at Ortel Corp., an Alhambra, Calif., semiconductor laser manufacturer.

Caltech is a center for advanced research on optical and neural networking techniques, as well as on silicon devices that replicate such functions. John J. Hopfield’s widely recognized work there on neural-network modeling, though not new for applying biocomputing techniques to silicon circuits, also provides the conceptual underpinnings for optical associative memory.

Observers point out, however, that calling the prototype a memory is overly limiting, and something of a misnomer. Its operation actually encompasses a complete processing cycle, not just the fetching of stored data.

The Hughes associative memory project, under way for nearly two years and supported largely by internal funding, draws heavily on Hopfield’s findings of the early 1980s. His models, which employ globally distributed and interconnected memory elements, have

---

**TELEPHONY**

**QUALITY SPEECH RIDES 8-KB/S CHANNEL**

WALTHAM, MASS.

GTE Laboratories has found a way to cram more high-quality speech into a standard telephone channel than anyone else so far. Researchers at the Waltham labs have developed a system for multichannel communications that provides real-time voice compression using only about 8 kb/s of bandwidth.

In a simpler configuration, the system transmits toll-call-quality speech at 16 kb/s. The work, GTE Corp. says, holds the potential to code and compress four or more voice channels into the space of a single channel without significant degradation and at low cost.

At the Institute of Electrical and Electronics Engineers’ Montech conference in Montreal next month, GTE will report that by combining a coding algorithm based on an adaptive subband excited transform (ASET) and time-domain harmonic scaling (TDHS), it achieved high-quality speech compression at 8.5 kb/s. The work builds on results announced in April using the ASET algorithm alone. With it, GTE obtained speech quality in a 16-kb/s compression comparable to that of the 32-kb/s algorithm accepted two years ago as the international standard.

Acknowledging that the world of speech compression has been crowded with claims of high quality despite disappointing performance, GTE emphasizes that the quality of its system has been verified by formal testing.

The fundamental obstacle to develop-
since its introduction just over two years ago, MicroSim’s PSpice has become the most popular commercial SPICE program in the world.

With over 20 years of combined real world experience in CAD, MicroSim offers an analog circuit simulator based on Berkeley version 2G.6 that has set the standard for IBM PC based machines.

Spice allows you to simulate up to 140 transistor circuits (and up to 10,000 nodes). With PSpice you will be able to design minutes complicated circuits that used to take hours, without doing costly breadboarding, all with the convenience of using your own PC.

Special features of PSpice include improved convergence properties; a GaAs MESFET model; a device library which includes bipolar transistors, power MOSFETs, opamps, diodes and comparators. Complete telephone and mail-in support is included.

We also offer an innovative graphics post processor called Probe that transforms your CRT into a "software oscilloscope". (The graph above was generated using Probe.)

The most recent enhancement to PSpice is our Parts Option. It calculates a device’s model parameters starting with data sheet specs. Interactive graphical feedback insures that the device has been correctly characterized.

If you are interested in doing your circuit simulations in a more timely manner and at a fraction of the cost, please give us a call today!

MicroSim Corporation

23175 La Cadena Drive • Laguna Hills, CA 92653
(714) 770-3022 • (800) 826-8603 • Telex: 265154 SPICE UR

Circle 141 on reader service card
ment of a high-quality ASET algorithm was finding a satisfactory way to reduce frame noise, or discontinuity that brings the rate up and increases the complexity, says Baruch Mazor, a principal member of GTE's technical staff who worked with fellow staffer Dale Veeneman on the two-year project.

Instead, GTE used a coding approach that "is not the finest possible," Mazor says, and focused efforts on smoothing the transition between coding frames in the transform-based coder. The smoothing involved one conventional technique—the overlap of neighboring frames. Here, GTE used trapezoidal rather than square windows.

GTE developed a post-coding speech-enhancement feature. Mazor explains that this feature, for which GTE is pursuing a patent, exploits redundancy in speech as well as how and when noise is produced. GTE also developed hardware tailored to the new algorithm.

For the 8.5-kb/s compression work, GTE used the ASET algorithm and added pre- and postprocessing TDHS (see figure). Optimizing the perceived quality of speech with TDHS is heavily dependent on the choices of periodicity detection, says Mazor. GTE settled on an average-magnitude-difference function because it was found to be superior in reducing reverberance.

**PIPELINED.** The basic hardware for the systems is a multichannel codec partitioned into six blocks. A dedicated processor is assigned to each function. Each processor has a computational unit and a memory unit. They are connected in pipelining to form a distributed processing system with each processor having access to two fully independent data bases. Maximum delay is about 45 ms with an average of 22.5 ms.

"The algorithm is such that someone could implement it on a set of very large-scale integrated circuits," Mazor says. Short of VLSI, GTE estimates that the use of commercial digital signal-processing chips would lower the system's per-channel cost below $50.

To get as objective as possible a reading on quality, the lab administered a formal phonetically balanced test to 66 people. The average score for standard 64-kb/s speech was 4.36. The result obtained for GTE's 16-kb/s compression algorithm was 3.9, comparable to results obtained elsewhere for the 32-kb/s standard. GTE's combined ASET-TDHS method for 8.5 kb/s scored about 2.9.

Similar laboratory results have been reported by others in the past, according to both Paul Mermelstein, manager of man-machine communications at Bell Northern Research Ltd., Montreal, and David Wong, director of signal processing at Digital Sound Corp., Santa Barbara, Calif. Such high-quality performance has not been demonstrated outside the laboratory, however.

Mazor emphasizes that GTE's testing has been rigorous, its results have been reported on fully encoded speech, and compromises for implementation have already been made. Furthermore, Mazor says, "we consider the complexity of our algorithms to be medium to low."

Field tests are to begin later this year. Questions of quality aside, Wong feels GTE could make an important contribution to the technology's economics. GTE could give costs down "because if they do it, they would do it in large volume."

—Craig D. Rose

### PHOTOVOLTAICS

#### A BETTER WAY TO BUILD EFFICIENT SOLAR CELLS

**ERLANGEN, WEST GERMANY**

A new breed of photovoltaic cell makes a quantum leap in conversion efficiency and promises a drastic improvement in price-per-watt performance. Using inexpensive polycrystalline silicon as its base material, the cell is about 14% efficient—some 4% better than conventional polysilicon solar cells.

Solar cells are available with even higher efficiencies—some exceeding 20%—but they cost more to make than the one developed at the University of Erlangen-Nürnberg. Using gallium arsenide or other costly materials, competitive cells generally require elaborate fabrication processes or employ expensive collectors that track the sun.

The Erlangen device, by contrast, not only uses cheaper materials, but relies on inexpensive fabrication techniques. Its fabrication foregoes high-temperature processing and uses "simple, not to say primitive, production methods," says professor Rudolf Hezel, head of the cell development team at the university's Institute for Materials Research.

The cell consists of a 1.5-nm layer of silicon dioxide grown onto a p-doped silicon substrate, onto which a grid of aluminum contacts is deposited. An aluminum back contact covers the cell's entire bottom. The key step is the plasma chemical-vapor deposition of an 80-nm-thick silicon nitride film. A mechanical mask, rather than an expensive photolithographic mask, is used to create the metal contacts, which at just 8 µm wide permit current densities as high as 35 mA/cm².

**KEEPING COOL** In ordinary solar cells, temperatures of more than 800°C are required for a diffusion process that takes over an hour to make the p-n junction. Moreover, if ion implantation is used with a conventional cell, a high-temperature step is again required—this time to activate the dopants and to anneal damage that ion bombardment causes to the crystal lattice. These processes ultimately have a negative effect on the cell's efficiency.

Thanks to its silicon nitride film, the new cell requires no such steps. For operation, the film must have a high concentration of positive charges at its bottom—the side facing the substrate. These charges set up a depletion region in the substrate as well as a region with a high electron concentration near the substrate surface.

To achieve the high concentration of positive charges, the researchers dip the cell into a solution containing cesium. The region with the high electron concentration, about 10 to 50 nm thick,
A no-nonsense message for your workstation selection committee...
For workstations that thrive in a multivendor

HP’s powerful family of technical workstations fits right in with your present computing resources, as well as those added in the future. With industry standard networking, operating systems, and languages. Plus hundreds of advanced application packages, and performance extras to give you the competitive edge in all of your engineering and technical activities.

Our solutions are implemented on one of the industry’s largest technical computer and workstation families. It consists of the HP Technical Vectra PC, the HP 9000 series 200/300/500, and the new model 840 Precision Architecture Computer.

**Full UNIX System V compatibility.**

HP’s technical workstations use AT&T’s System V UNIX operating system with Berkeley 4.2 enhancements and HP improvements. The result is a standard tuned to the workstation environment with windowing, real-time I/O extensions, graphics, six languages and other extras.

**The networking you need.**

HP offers the networking to unify design, test, manufacturing, and technical office automation in your company. You’ll have ARPA and Berkeley services and TCP/IP on Ethernet** and IEEE 802.3 to provide connectivity with IBM, DEC, and other vendors’ products.

**AI power without special AI machines.**

You get everything you expect in a multipurpose workstation, plus the ability to run Artificial Intelligence on the same machine. Based on Common Lisp, it lets you harness AI power for accelerated software development. You can also get premier expert system tools from companies such as Intellicorp and Teknowledge.

**Wide range of graphics solutions.**

The choice is yours...from low-cost monochrome to high-resolution color monitors...from simple report...
run UNIX* systems and environment, talk to HP.

graphics to 3D solids modeling. There are industry standards like GKS and ANSI Computer Graphics Virtual Device Interface (CG-VDI), to protect your investment by making your existing software portable. HP's accelerated graphics solutions are highly modular, so you can upgrade whenever you choose.

Hundreds of application packages.
Specialized technical applications? No problem. HP's application packages include logic and analog CAE, PCB CAD, microprocessor software development, 2D design and drafting, 3D solids modeling and finite element analysis, documentation and report generation, and database management. New software packages are constantly being added for an even larger selection.

HP—protecting your investment.
Buying HP's solutions is not only a smart decision initially, but it provides the added benefit of lower cost of ownership that reflects our commitment to quality and service. For more information, call your local HP sales office listed in the telephone directory white pages.

Tap HP's DATA-LINE for complete facts...instantly!
For on-line information 24 hours a day, use your computer, modem, and HP's DATA-LINE. Dial 1-800-367-7646 (300 or 1200 baud, 7 bits even parity, 1 stop bit). In Colorado call 1-800-523-1724.

*UNIX is a trademark of AT&T. **Ethernet is a trademark of Xerox Corporation.
forms an induced p-n junction.

This region changes, or inverts, the cell's type of conduction—say, from hole to electron conduction—hence it is called the inversion layer. The positive cesium ions greatly increase electron density in the inversion layer, thereby enhancing the layer's conductivity.

The nitride film also protects the delicate silicon surface and the metal contacts from corrosion, contamination, and scratches. Moreover, the film retards reflection, ensuring that as much light as possible reaches the silicon. A textured pyramid surface collects scattered light and further cuts down reflection.

Light penetrating the cell between the contacts produces hole-electron pairs, which are separated by the depletion region's electric field. The holes diffuse to the contacts above, and further cuts down reflection.

Continuing development work on the silicon-nitride inversion-layer cell could lead to polysilicon versions with efficiencies up to 17% and single-crystalline types with 19% efficiencies. But squeezing such performance out of the devices "will be an arduous job, one that may take another three years or so," Hezel says. His group has already achieved roughly 16% efficiency out of the more expensive single-crystalline silicon. The maximum efficiency of a silicon-based solar cell that does not use a focusing scheme that tracks the sun, he says, is about 25% at air-mass 1 conditions, that is, when the sun is directly overhead.

With the Erlangen device not yet in production, Hezel cannot say just what the price/watt performance will be. But he thinks the cell's cost will eventually be half that of conventional devices.

The silicon nitride inversion-layer cell is a result of years of semiconductor materials research. Since 1979, Hezel has applied the expertise he gained as an integrated circuit researcher in U.S. and West German laboratories to the project. But it has only been in the past year or so that Hezel and his team of 12 students and doctoral candidates have made significant breakthroughs.

Although their performance can still be improved, present cells are advanced enough to go into volume production, he says, and at least two native companies are interested in fabricating them. The first pilot production line could go into service as early as 1987. —John Gosch

**COMPUTERS SAVE WEIGHT IN FLY-BY-WIRE AIRLINER**

**VILLACOUBLAY, FRANCE**

One of France's principal manufacturers of avionics equipment has begun deliveries of an advanced flight-computer system for what's said to be the first commercial airliner in production that relies on a fly-by-wire system. In such a system, electronic signals replace the mechanical components by which a pilot usually manipulates a plane's rudder, ailerons, and other control surfaces.

The computer system is for the Airbus Industrie A320, Europe's newest entry in the airliner market, which is scheduled to make its first test flights next March. The computer system has been developed by a consortium of avionics manufacturers led by Sfena (the Société Française d’Équipement pour la Navigation Aérienne) in Villacoublay. Despite the added functions it has taken on, the system will have just half the volume and weight of computers developed for earlier Airbus models.

Sfena will supply the plane's flight-management guidance system in addition to two flight-augmentation computers, three spoiler and elevator computers, a computer and four accelerometers for wing-load distribution, and a centralized fault-display system. Other computer systems will be supplied by Sperry Corp. and France's Thomson-CSF.

**NO YOKE.** The control yoke pilots use in mechanically flown planes will be missing in the fly-by-wire cockpit of the French plane. It will be replaced by small joystick controllers placed to the left and right of the pilot's and copilot's respective seats.

Like the fly-by-wire system, the A320's flight-management guidance system boasts increased processing power that has added features. The system integrates a centralized fault-display interface unit that lets analytical programs face unit that lets analytical programs...

**U.S. PLANE MAKERS EDGE CAUTIOUSLY TOWARD FLY-BY-WIRE SYSTEMS**

While Europeans are taking a bold step in commercial aviation by going to a comprehensive fly-by-wire system on the A320 airliner from Airbus Industrie, their competitors on the other side of the Atlantic are calmly sticking to their own schedules. Boeing Co. and the Douglas Aircraft Co., subsidiary of McDonnell Douglas Corp., say fly-by-wire is the next step for commercial aviation, but neither plans to launch a plane with fly-by-wire systems as extensive as the A320's before 1990.

The two companies are quick to point out, though, that fly-by-wire technology is being used for some isolated functions in commercial and military planes. The Boeing 757 has electronic fuel controls, for example. More functions will be turned over to the technology as new planes come out.

"We are studying fly-by-wire systems coupled with a backup fiber-optic cable system for the 757," a Boeing commercial jet that's due for production starting in 1992, says a spokesman for the Seattle company. "No final decisions have been made, but we expect that the 757 will be virtually a fly-by-wire plane, with a much more extensive system than the A320."

Douglas Aircraft's name for its fly-by-wire technology is full-authority digital electronic control, or Fadec. Douglas is using Fadec for engine control on the MD-11, a wide-cabin plane the Long Beach, Calif., company plans to have out by late 1989, says Elaine Bendel, manager for commercial programs. "It would not be cost-effective for our company to use full fly-by-wire on the MD-11 because the plane is built on the success of the DC-10's mechanical design. When we start designing a plane from scratch, fly-by-wire will be considered."

Douglas uses some fly-by-wire functions for such projects as the KC-10 military tanker, but not for commercial aircraft. "Quite simply, reliability is most important. An airline can't afford to keep a plane on the ground," says Bendel. For this reason, Douglas is interested in developing a fly-by-wire system with a mechanical backup system, something the A320 does not have.

One potentially troublesome detail of the full fly-by-wire system Airbus has designed, believes Douglas's Bendel, is the joystick that replaces the standard yoke steering control in the cockpit. He questions whether pilots will accept the joystick: "The yoke is universally accepted as the standard, and eventually you must cater to the comfort of the pilot in the cockpit."

Boeing's Wheeler also questions the acceptability of fly-by-wire joystick controls—but not of fly-by-wire systems for the rest of the plane's functions. "When Boeing does switch to fly-by-wire, we will probably stay with the yoke control," he says. "Industry pilots just don't like using a stick, but they do like fly-by-wire technology for the rest of the plane." —David Rubinger
When you want to do analog to digital conversion on your HP 9000 Series 200/300 computer, you don't have a lot of choices. So fortunately, one of the few choices you do have is the Infotek AD 200 data acquisition card.

Fast and easy to use, the AD 200 performs 12 bit analog to digital conversion and features 16-channel input while occupying only a single I/O slot. Sample rates are as high as 200,000 samples per second (using HP's DMA card) with little degradation during multi-channel scanning—ideal for test and measurement, structural analysis and a range of other applications. Installation of the AD 200 is easy and multiple cards can be chained together to meet more complex requirements. Interfacing is accomplished using one of three optional mating connectors.

Because the AD 200 is an intelligent interface, it operates independently of the computer, except during data transfer. And it doesn't require special programming. The AD 200 uses simple ASCII commands and communicates using HP's standard GPIO protocol.

As with all Infotek HP enhancement products, the AD 200 demonstrates its exceptional reliability with a full two-year warranty. So when you need A to D for your HP, make the one choice that's the best choice. Call Infotek Systems today at (800) 227-0218, in California (800) 523-1682 or (714) 956-9300, 1400 North Baxter Street, Anaheim, California 92806-1201, TELEX 182283.
isolate faults and specify which unit must be replaced. Toulouse-based Airbus Industrie will, in future models, extend this feature to all of the plane's subsystems.

In its work for the A310 Airbus, Sfena was one of the first to supply a digital flight computer and, with work begun in 1979, was among the first to develop one based on 16-bit microprocessors. The dramatic increase in the computer system's functionality and the simultaneous decrease in its weight and volume are a result of the spare processing power available when using new-generational components to do the jobs computers were assigned in the A310, says Daniel Gruaz, Sfena's manager for A320 flight systems. The systems for the earlier plane were based on Intel Corp.'s 8086 microprocessor whereas the A320's computers rely on the Intel 80286 and 80287 floating-point coprocessor.

The weight and volume savings are particularly important for the A320, a 150-passenger plane designed to compete with the aging Boeing 727 and 737 and the McDonnell Douglas DC-9. Gruaz reckons that between the weight savings in the computers themselves and the elimination of cables and hydraulic servos, the A320 will be able to add "several passengers" to its payload. To add flexibility, Sfena has developed an exchangeable cassette-like memory module featuring erasable programmable read-only memories. Software is being written with the aid of two tools produced in-house: Palas, a software-configuration control program that permits software to be developed and modified in a high-security environment, and Gala, a system for automatic management of code based on control laws expressed in graphic form to speed debugging.  

—Robert T. Gallagher

CONTROL. Airbus A320 pilots will interact with the plane's computers via a digital panel.

IC PRODUCTION

JAPAN KICKS OFF X-RAY FAB PROJECT

TOYOKJ

Just as the University of Wisconsin ring promised to even the international race to develop practical high-energy synchrotron-based X-ray lithography for very large-scale integrated circuits, Japan has tilted the odds again. A government-sponsored joint-venture company, K.K. Sortee, was set up in early June to build a synchrotron center for use by 13 member companies from the nation's electronics industry.

In designing and building its ring, Sortee will use all technology available in Japan, including that of the Ministry of International Trade and Industry's Electrotechnical Lab. But unlike MITI's lab, which is developing compact rings suited to production use, Sortee aims to build a larger ring quickly so its members can acquire expertise in the use of synchrotron radiation technology. Sortee's ring will be similar in size to those found in other research facilities but not so big as the Wisconsin ring, which is about 90 meters in circumference. [Electronics, June 23, 1986, p. 19]

PROTEIN ANALYSIS. VLSI lithography technology and device fabrication will be a major part of the effort, but the Sortee ring will also be used for protein-structure analysis and other, unspecified applications. One possible area of study is the enzyme proteins needed to fabricate biochips.

The government will provide about 70% of Sortee's capitalization. The rest will come from the member firms—Canon, Fujitsu, Hitachi, Matsushita, Mitsubishi, NEC, Nikon, Oki Electric, Sanyo, Sharp, Sony, Sumitomo, and Toshiba. The equity participation of the companies will be unequal; for example, Canon and Nikon will contribute what less than the semiconductor manufacturers.

The joint venture will buy land for the center near Japan's science city, Tsukuba. That location was selected because it's near Tokyo—about 70 km northeast—yet far enough away that land is affordable. Moreover, those involved believe environmental-impact approval will be easier to obtain there than elsewhere—Tsukuba already plays host to one synchrotron, and others are scheduled to be installed [Electronics, March 17, 1986, p. 46]. At other locations, public concern about the possibility of exposure to ionizing radiation could provoke delays.

The government will support Sortee for no more than 10 years. But long before that, the members should get results that will help them make plans for the future, because Sortee expects to have its ring in operation in three or four years. The companies need not return money invested by the government, but the agency that sponsors Sortee will get a 70% share of any patent royalties and trade-secret payments.

The initial idea of founding Sortee came from MITI. Actual planning for its establishment was done by a foundation set up for the purpose, the Research & Development Association for Future Electron Devices [Electronics, Sept. 8, 1983, p. 94]. Sortee now has a staff of 10, including president Tsunero Ushio, executive vice president of Mitsubishi Electric Corp. But the company is actually run by vice president Goro Tamura, former head of the Fukouka Bureau of International Trade & Industry—one of eight regional bureaus that duplicate on a local level many of MITI's functions.

The government funds Sortee through the Japan Key-TEC Technology Center, which was founded in October 1985 to promote private-sector research and fundamental technologies needed for the 21st Century. Japan Key-TEC, as it is called, is in turn financed by dividends and investments from the government's shares in NTT, Japan Tobacco, Japan Development Bank, other government financial institutions, and private-sector investments. It can provide up to 70% of the capital of a company's research project, as well as loans; it can also make arrangements for joint research and execute contract research.

Japan Key-TEC's budget for the current fiscal year, which started April 1, is $132 million, of which $81 million is for investment, $37 million for loans, and the remainder for the fund. Last year's budget included about $1 million for Sortee, 70% of the firm's total capitalization of almost $1.4 million. This year Japan Key-TEC is contemplating once again contributing 70% of Sortee's total budget, which will have reached $4.5 million to $5 million. 

—Charles L. Cohen

Thirteen companies join government in X-ray lithography effort
The INMOS 256K CMOS DRAM.
Feel the exhilaration of unparalleled speed.

INMOS sets performance standards again with the new IMS2800 family of second generation 256Kx1 DRAMS. It's upwardly compatible with 64Kx1 and first generation 256K devices.

With RAS access times of 60 to 150ns and cycle times down to 121ns, the IMS2800 family maximizes the speed-power benefits of CMOS without compromising traditional DRAM system costs.

INMOS continues to lead with an address multiplexing scheme that eliminates timing constraints while reducing speed loss associated with traditional DRAM designs. INMOS' unique 2ns Row Address hold time saves 10 to 15ns in the address multiplexing sequence. This, in addition to Static Column mode accessing, allows no wait state operation with the new generation of fast 32 bit microprocessors including Motorola's 68020, Intel's 80386 and our own T414 Transputer.

The IMS2800 from INMOS. Experience the speed for yourself.

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Function</th>
<th>Address Access Time (Max.)</th>
<th>RAS Access Time (Max.)</th>
<th>RAS Read/Write Cycle Time (Min.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS2800-60*</td>
<td>Static Column Decode</td>
<td>32ns</td>
<td>60ns</td>
<td>121ns</td>
</tr>
<tr>
<td>IMS2800-80</td>
<td>Static Column Decode</td>
<td>32ns</td>
<td>80ns</td>
<td>146ns</td>
</tr>
<tr>
<td>IMS2800-10</td>
<td>Static Column Decode</td>
<td>33ns</td>
<td>100ns</td>
<td>171ns</td>
</tr>
<tr>
<td>IMS2801-60*</td>
<td>Enhanced Page Mode</td>
<td>32ns</td>
<td>11ns</td>
<td>33ns</td>
</tr>
<tr>
<td>IMS2801-80</td>
<td>Enhanced Page Mode</td>
<td>33ns</td>
<td>13ns</td>
<td>46ns</td>
</tr>
<tr>
<td>IMS2801-10</td>
<td>Enhanced Page Mode</td>
<td>34ns</td>
<td>16ns</td>
<td>56ns</td>
</tr>
</tbody>
</table>

Data on Nibble Mode and Extended Serial Mode versions available upon request.

*Contact factory for delivery.

INMOS, Colorado Springs, Colorado. Tel. (303) 630-4000
Bristol, England, Tel. 0272-290-861
Paris, France. Tel. (1) 4687-2201
Munich, Germany, Tel. (089) 319-1028.

When you're ready to cool down your competition, call INMOS.

INMOS, Transputer, and IMS are trademarks of the INMOS Group of Companies.

Circle 45 on reader service card
The industry's leading coverage of technology news.

In Electronics.

Electronics is back—with the industry's best reporting on technology. In the first half of 1985 alone, Electronics featured hundreds of important articles with news and analysis that leaders in the field can't afford to be without:

- Full coverage of computer technology, with 86 articles on computer systems, 50 on software, 33 on boards and peripherals, and 28 on CAD/CAM
- 140 articles on international technology
- 30 articles on military technology
- 27 articles on the latest developments in test and measurement equipment
- Over 100 articles on communications technology
- 40 articles on components technology
- More than 100 articles on worldwide events in semiconductor technology.

Readers depend on us for this full scope of technology coverage worldwide. Shouldn't your selling message be in Electronics' environment of pivotal technology reporting and analysis?

Put your advertising where the electronics attention is. Call Electronics today, at 212/512-3140 (U.S.), to reserve your ad space. Outside the U.S. contact your sales representative.

Electronics is back. Shouldn't you be back as well?
When you write your valuable data on disks, you want to be sure you get the right disk. The "brain cells" of our magnetic disks are special oxide particles so small and so extraordinarily uniform that we can create a very dense oxide layer to increase storage capacity. And our heat-resistant jacket protects your data against high temperatures, resists deformation, and has a special fabric liner that continually cleans the disk.

Every track of every floppy is certified error-free for all our 4 sizes: 8", 5½", 3½", and 3". Say bye bye to dropouts and hello to reliability your data deserves. Maxell floppies are indeed the write stuff.
The industry’s leading coverage of international technology.

In Electronics.

Electronics is back—with the industry’s top reporting on international electronic technology. In the first half of 1985 alone, Electronics—with its worldwide bureau of correspondents—published more than 140 articles on international technology. Important articles with news and analysis that leaders in the field can’t afford to be without, such as:

**January**
- Philips Uses MBE for Lasers
- Siemens Readies Commercial ISDN
- Japanese Chemical Firm Moves from Soap to Floppies
- Italian Firm Seeks Allies to Crack U.S.
- Japan Pursues Role in Space
- Bellman Switches on Italtel for Expansion
- Robots get Smart in Japan
- ITT Invests in European Units Crack U.S.

**February**
- Europe’s Esprit Finally Sets Sail
- LSI Logic Counts on Sandfort to make its Mark in Europe
- Upstart Vendor Makes Waves in Japan’s Robot Market
- NEC Fashions New Fab Process
- Olivetti’s Viti Directs ET Designs that Marry Bus & Art
- German Startup’s Success Surprises Europeans
- Brits Seek Tolerant Chips
- IBM Rains on IBM’s Parade
- Mega’s Friedich Aims to Cut Asian Lead in Memories

**March**
- British GaAs Chips Go to Market
- NEC’s CPU Leapfrogs IBM
- Hitachi CPU Challenges IBM
- France’s Lansat Rival Set for Fall Launch
- Olivetti Stakes Claim in Video Typewriters
- Italian VLSI Chip has the Right Accent
- Koreans Try for VCR Replay
- Germans Push X-ray Exposure
- There’s Life in Resistors, German Company Finds
- UK Beats a Path for Europe’s Race

**April**
- German System Meets New ICAO Standard
- West Germans Squabble Over Choice of IFF
- Britain Promotes Open Architecture
- US Makes Progress in Japan Telecom Talks
- Japan’s Lead in Optical Disks: It’s Part of the System
- Daisenberger Guides US Firms through Red Tape
- Asia: It’s No Longer Just Japan That Threatens US Markets

**May**
- Thomson’s VCR System Clears Up Doubts
- ICL Banks on Networks and Japanese Chips
- Min Blazes Bright Path for Korea’s Gold Star
- Asia: The Four Dragons Rush to Play Catch-up Game
- Singapore Casts Lot with Software
- Philips’ Eurom Chip Finally Debuts
- Sagging Prices Sting Japanese Producers
- British Telecom Spreads Its Wings with Mitel
- South Korean IC Maker Seeks World Markets

**June**
- Plessey Switches Off Flash ADC, Saves Power
- Sony Campaigns Hard for BMM Camcorders
- Japanese Quit on IBM Software, Turn to UNIX
- Apple Tries Again to Blast Off in Japan
- Has the End Come for European Chip Makers?
- SIA Protest May Not Stem Trade Tide
- Now It’s Korea’s Turn in the Robot Market

And that’s only in six months!

Readers depend on us for this full scope of technology coverage worldwide. Shouldn’t your selling message be in Electronics’ environment of pivotal technology reporting and analysis?

Put your advertising where the electronics attention is. Call Electronics today, at 212/512-3140, to reserve your ad space. Outside the U.S. contact your sales representative.

**Electronics is back. Shouldn’t you be back as well?**
**The practical optical level meter**

- **no connector problems**
- **covers all wavelengths and fibre types**

Can't find the right connector? No such problems with the OLP-1 Optical Level Meter. There's an adaptor for practically every type of connector, even one for bare fibres! Can't match the fibre type? Then try the OLP-1. It matches to all standard graded-index, monomode- and step-index fibres with core diameter ≤200 μm; without the need for switching, adapting or recalibration.

Got to change detectors? Not with the OLP-1. Just turn the switch to measure at 850 or 1300 or 1550 nm.

Difficult to use? The OLP-1 couldn't be simpler to operate: connect up, switch on, and read off the result. Display reads from −60 (−50) dB to +3 dB in one continuous range. Accuracy is ensured by thermal compensation. No need to wait for things to settle down if the temperature changes!

On the move? As you'd expect, the OLP-1 can be used with dry batteries or a Nicad rechargeable battery; if you need to make long-term measurements there's also a mains adapter/charger. Battery check and auto-off circuits ensure long, trouble-free operation. Why not get to know more about the OLP-1? It can be used for servicing, in the lab. Mains or battery operation. Fill in the coupon for your copy of the detailed colour brochure and make light work of your problems.

**Information Coupon**

I would like:
- a copy of the OLP-1 colour brochure
- a visit from a sales engineer

Name
Company
Address
Tel. No.

Wandel & Goltermann
P.O.Box 45 Abt.PMW
D-7412 Eningen u.A.
Fed. Rep. of Germany
Tel. + (49) 7121-8911
Telex 729833 wug d

Circle 166 on reader service card

---

**A guide to semiconductor strategies in the 80's!**

CUSTOM & SEMICUSTOM VLSI: Survival Strategies For The New Era asks the question. Are you equipped to meet the challenges of an ever-changing industry? Radical change in industry can mean radical growth if you understand these changes. Order this book today for an inside line on the challenges of change in the semiconductor market.

Send $150 or your company purchase order to:

R360

**DESIGN TECHNIQUES for ELECTRONICS ENGINEERS**

Expert guidance at every point in the development of engineering project-making measurements, interpreting data, making calculations, choosing materials, controlling environment, laying out and purchasing components, and interconnecting them swiftly and accurately. Nearly 300 articles from *Electronics* 'Engineer's Notebook," with more than 500 diagrams and tables.

**Order your copy today!** Send $17.95 to:

P.O. Box 541
Hightstown, NJ 08520

609/426-5070

Ten-day money-back guarantee. Allow 4 to 6 weeks for delivery.
**INTERNATIONAL NEWSLETTER**

## FUJITSU EYES TV PRODUCTION IN CHINA

Battered by the soaring yen, Japan’s Fujitsu General Ltd. is eyeing the People’s Republic of China and its plentiful supply of cheap labor as a manufacturing base for consumer electronics and appliances to be exported to the U.S. and the Middle East. China is already manufacturing color TV sets and refrigerators for sale locally under license from the Fujitsu Ltd. subsidiary. Fujitsu General is negotiating with Chinese authorities to produce refrigerators for export by the end of the year, and it may try to strike a similar deal for color TVs. It is also poised to set up a production center in Hong Kong that will supply components to the Chinese plants. The consumer electrical and electronics company is controlled by Fujitsu Ltd., Tokyo, which two years ago bought a 21% stake, making it the largest shareholder, and changed the name from General Corp. in a bid to bolster its own small consumer electronics business.

## SIEMENS, THOMSON, AND ICL SET JOINT EFFORT IN VLSI CAD TOOLS

Three European equipment makers that usually compete with one another will work together to develop computer-aided-design tools for very large-scale integrated circuits having more than 1 million transistors. The three—West Germany’s Siemens AG, France’s Thomson Group, and International Computers Ltd. of the UK—have launched their $34 million, four-year Advanced Integrated-Circuit Design Aids (AIDA) project within the framework of Esprit, the European Strategic Program for Research in Information Technology. Siemens will be project leader and will develop layout and testing tools; Thomson will be responsible for developing silicon compilers and user interfaces; and ICL will coordinate system specifications and data-management tools for CAD gear.

## BUNDESPOST INSTALLS A FIBER-OPTIC ISDN TEST NET

West Germany’s communications authority, the Bundespost, is planning to set up a 140-Mb/s broadband integrated-services digital network, even though the initial links of its first ISDN, a nationwide narrowband 64-kb/s net, won’t be operating for at least another two years. As a step toward the broadband ISDN, the agency is installing a fiber-optic network in West Berlin to test various communication services on high-speed terminals at up to 40 private and public subscribers. The Berkom (the German acronym for Berlin Communication System) will cost around $45 million. Of that amount, $9 million is slated to support development of terminals at communications-equipment houses, which will match the Bundespost’s funds.

## THOMSON AND FRENCH LAB TEAM FOR CCD DEVELOPMENT

Thomson-CSF has signed on a leading French government laboratory to strengthen its market position in charge-coupled devices. Working with the Atomic Energy Commissariat’s Laboratoire d’Electronique et de Technologie de l’Informatique (LETI) in Grenoble, Thomson intends to shrink its current 2.5-μm n-MOS buried-channel technology to 1.5 μm within two years and to submicron line widths by 1990. LETI has substantial experience in fine-line lithography and is already cooperating with Thomson in development of advanced MOS ICs. Thomson is aiming for CCDS with higher resolution, better sensitivity, and faster signal-processing capabilities than its existing range. It expects to have the first fruits of its collaboration with LETI on the market in about 18 months. The French electronics heavyweight figures it can winnow out a 10% share at the high-end of the CCD business by 1990, when the world market should be running close to $1 billion.
Expert systems should have started taking hold in the mainstream of computing by now—if they had lived up to the expectations voiced by many people a year or two ago. But the technology is not yet making its impact felt. It is not making any significant difference in the way that the bulk of commercial computing and data processing is done. The question is: why not?

Many proponents and vendors of expert-system technology
believe it is ready and waiting to hit the big time, but its entry into the mainstream is still just a trickle. Now, however, there are signs that the current is beginning to quicken.

It may have been naive last year to expect that expert systems would have started hitting the big time by now [Electronics, July 1, 1985, p. 54]. After all, the expert-system industry is in its infancy, and it is a new and very different technology that is somewhat difficult to grasp when first encountered. Expert-system technology has been held back primarily because it has, until now, required programmers and knowledge engineers with some experience in artificial intelligence and Lisp programming coupled with computers designed to run the popular AI language efficiently. To get expert systems moving, the technology must be made more accessible to mainstream computers and users.

Several companies concentrating on AI and commercial expert systems, as well as most of the major computer companies, are working on this problem. The expert-system startups see the need to assimilate their technology into the mainstream to become successful businesses. The computer companies, on the other hand, see expert-system technology eventually becoming a necessary part of most, if not all, applications.

One important sign of the quickening pace is the migration of expert-system tools away from the Lisp AI language and Lisp machines. This shift is just beginning and heralds an acceleration of expert-system applications, especially in traditional management-information systems, according to many industry experts.

Expert systems are the focus of the many efforts to commercialize AI technology for the computing mainstream, which primarily means MIS computing. Commercial work in other AI subfields is progressing, especially in language recognition and understanding, also referred to as natural-language processing. But expert systems constitute by far the bulk of activity in the commercialization of AI.

The Gartner Group Inc. breaks down the 1986 market for expert-system tools and applications as $45 million and $12 million, respectively. The Stamford, Conn., market researcher forecasts that, by 1990, the market will jump to $275 million for tools and $350 million for expert systems.

But the promise of expert-system technology goes far beyond the market figures. Such systems are computer programs that solve problems the way a human expert in the field would solve them. Potentially, this is a very valuable function, since it is a way to capture, codify, and preserve the knowledge and skill of someone who is very good at a specific task.

An expert-system program uses a knowledge base—a large store of facts specific to the expertise—and a set of rules. Both are supplied by the human expert the system is being programmed to mimic (Fig. 1).

Once the expertise is secured in an expert system, another benefit is that it can be copied, distributed, and used in far-flung locations—a difficult feat to achieve with a human expert. Other benefits are that the computerized expert or adviser is always alert, is never under the weather or temperamental, can work 24 hours a day, seven days a week, and cannot accept a better offer from a business competitor.

**PRODUCTIVITY WILL DRIVE AI**

Best of all, expert systems promise to improve productivity significantly, says Joel Magid, senior product manager of Digital Equipment Corp.'s AI Technology Center in Hudson, Mass. “In the future perhaps, applications will have 30% AI content and 70% conventional MIS.” The major computer companies don’t want to rely entirely on third parties to provide the AI part of products that they sell, so they are developing their own AI capability.

To popularize expert systems, most of the development-tool vendors believe the technology must be available in today’s popular languages, such as C, PL/1, and Cobol. By running on computers other than Lisp machines, expert systems can be easily tied to new and existing applications to enhance their capabilities.

All hands agree that integration with mainline computing is the key to successful applications based on expert-system technology. This means that expert systems should be easily made part of application programs running on computers such as IBM mainframes, superminicomputers such as the DEC VAX, Unix-based midrange systems, engineering work stations, and the high-performance personal computers that will soon show up.

Many proponents of expert systems and vendors of development tools, such as Alexander D. Jacobson, president of Inference Corp., and Lee Hecht, chairman, president, and chief executive
officer of Teknowledge Inc., agree that expert-system and AI technologies can and must move away from Lisp (see p. 64). But others, such as Lucid Inc. president Richard P. Gabriel and IntelliCorp chairman and CEO Thomas P. Kehler, disagree and present valid arguments for continuing to use Lisp (see p. 65).

Both sides agree that most applications must run on the non-Lisp machines that mainstream MIS computing employs. Yet, in many instances, a good case can be made for employing a Lisp machine, either for software development, or as an embedded or attached symbolic-processing engine.

**NON-LISP TOOLS NEEDED**

Inference Corp. believes non-Lisp versions of expert-system development tools will be needed to drive the technology firmly into the mainstream computing world. To put its money where its mouth is, the Los Angeles company has just completed a C-language version of the ART (Automated Reasoning Tool) system, an integrated set of tools for developing large expert systems (see p. 66). The C version will debut next week at the National Conference on AI in Philadelphia.

Inference has been marketing automated reasoning for nearly two years now with its original version of ART for Lisp machines. Just last month, the company announced the third release of Lisp-ART, with enhanced features, as well as versions for conventional computers such as VAX superminicomputers and Sun Microsystems Inc. work stations [Electronics, July 24, 1986, p. 25].

The expert-system tool kit has matured very quickly. "Inference went on a functionality splurge in a very short, fast release cycle [with ART]—three versions released in less than 1 1/2 years," says Jacobson. The first release was a packaging of the basic expert-system building technology developed by Inference into a commercially usable form.

The second release, ART 2.0, was designed to make it easier for expert-system makers to employ the technology. Inference also added tools to the integrated package. Now ART 3.0 introduces features to ease the deployment of production expert systems—an engineering release, as Jacobson calls it.

Another prominent expert-system tool company, Teknowledge of Palo Alto, also has made its development products, S.1 and M.1, available in C. Teknowledge’s Hecht believes the maturing of building tools, along with their availability in C on many different computers, will speed up adoption of the technology. "This is the wave of the present. It’s not going to take five years or more. Today’s customers can apply our mainstream tools today to solve specific, real problems," he says.

Meanwhile, The Carnegie Group Inc. has announced that it is readying C versions of Knowl-
Whatever the attraction of C, Inference is not abandoning Lisp and its aficionados. "Lisp is an excellent development environment with its great power and flexibility," Jacobson is quick to say. However, that power and flexibility generates the overhead that slows performance at run time. "To commercialize AI, that overhead needs to be put behind us," says Jacobson. One way to do that, once development is done, is to port the application to a more efficient language for deployment. "That's what the C version of ART is all about," he adds.

The C version of ART is available now on workstations. The next step, Jacobson says, is to put it on mainframes. "There is a lot of interest in doing that; at Inference, IBM, and among MIS people, for example. It's time to get expert-system technology into the hands of corporate MIS," he says.

Seconding the motion, The Carnegie Group's Geisel says C is absolutely essential for production delivery because application users also want the attributes of real production operating systems to apply to their expert systems. Such attributes as security, data and system integrity, and automatic backup of transactions are not yet available on Lisp machines.

Other expert-system development-tool companies are also starting to make their products available in C. Notable among them are Aion, Radian, and Software Architecture & Engineering.

Lisp-machine operating systems do lack some of the robustness that seasoned commercial systems have developed over the years, acknowledge the language's proponents. But they are quick to point out that there are many very good versions of Lisp and Common Lisp available for a variety of mainframes, superminicomputers, and work stations. They also note that Lisp compilers are getting more efficient and that hardware speed is growing so fast that the run-time performance issues are diminishing to a point where the arguments over it will soon become moot.

IntelliCorp sees no need to offer its Knowledge Engineering Environment (KEE) package in C or any other language besides the original Lisp. The Mountain View, Calif., company has shipped more than 867 copies, maintaining a 60% to 70% market share, according to industry analysts. "The big question in knowledge-based systems is, 'Can the customer develop the applications he needs to realize more efficient operation of his business?'" says Tom Kehler.

If the customer can develop knowledge-based systems and tie in procedural parts of the application that are written in conventional languages such as C, then it doesn't matter what language the development tool is in, Kehler says. "We have no motivation to shift from Lisp. We believe in [Lisp] compilers. They allow working in a high-level language appropriate to the class of problems we need to solve and at the same time answer the need for rapid prototyping and quick-turndown repair and maintenance."

But is there a need for expert systems that can run on non-Lisp computers and work stations? Kehler answers a resounding yes. IntelliCorp is concentrating on providing KEE on a variety of hardware platforms. The system already has the hooks to tie in C-language procedures, and IntelliCorp was one of the first major expert-system tool vendors to ship its product on Sun work stations. It also has a joint marketing agreement with Hewlett-Packard Co., Palo Alto, to sell KEE on an HP platform soon. And a complete version for full development on VAX work stations will be available soon.

IntelliCorp has just started shipping version 3.0 of KEE. One of the key new features is called common windows. This feature standardizes the KEE expert system's graphics and user interface parts so that, once written, they can be ported from one machine to another in a matter of hours or minutes. Adding common windows was another step, along with the complete rewriting of KEE in Common Lisp, designed to allow expert-system applications to be easily adapted to a variety of hardware platforms.

Supporters say there's no reason to shift from using Lisp in development tools because the user can write additional functions in conventional languages.
Another strong supporter of Lisp for expert-system development and deployment is Dick Gabriel of Lucid, Menlo Park, Calif. "The performance of Common Lisp is rapidly improving. So is its integration into the commercial computing environment," he says.

Many people are working to implement commercial-quality Common Lisp systems on the full range of conventional computers. "It now runs well on mainframes, minicomputers, work stations, and personal computers," says Gabriel. And the speed with which Common Lisp runs on some of these machines is quite adequate, he believes. "Already, today's scientific work stations are nearly as powerful at running expert systems as the specialized Lisp machines."

With activity growing in expert systems, it's not surprising that IBM Corp. is in the fold. Besides the third-party vendor packages that are available for the Personal Computer and the RT PC work station, the company offers a couple of AI languages and an expert-system development environment for its System/370 mainframe family of computers.

IBM executives have indicated that the company does not plan to produce dedicated Lisp machines or AI work stations. The company considers the RT machine its AI work station, said Herbert Schorr, group director for products and technology at IBM, speaking at a recent Gartner Group seminar on AI. "The performance numbers look quite good in relation to AI work stations," said Schorr, referring to timing tests done at Carnegie Mellon University.

The roster of expert-system tools for IBM computers includes the Expert System Consultation and Development Environments for both the VM and MVS S/370 operating systems, VM/Prolog, and Lisp/VM. Microprolog and Golden Common Lisp, plus several vendor's expert-system shells, are available for the PC family. Three of the major expert-system development tools, KEE, ART, and S.1, are available for the RT PC or soon will be, along with Quintus Prolog. And Lucid's Common Lisp has just joined the roster of AI languages for the RT PC.

As well as IBM, other major computer companies are becoming big developers and users of expert systems for enhancing their own productivity. Companies such as Apollo Computer, Data General, DEC, HP, Sperry, and TI have many projects. IBM now has 70 expert systems in various stages of development and deployment and is adding more all the time.

Computer makers are finding out from their own experiences that expert systems must be integrated into other applications. They know that when they sell expert-system applications and tools to their customers, this same requirement will be paramount. One internal IBM expert system, for example, is a repair adviser integrated into a storage-system test setup (Fig. 2).

DEC's thrust into expert systems consists of providing the common AI languages—Lisp, OPS5, and Prolog, for example. For expert-system development tools, DEC now relies on the major ones such as KEE, ART, and KnowledgeCraft, which are offered by their developers on VAX computers.

DEC does not plan to build specialized AI hardware or to create any tools beyond the languages, says Magid. "However, we are likely to offer some things in the next generation of tools—what comes after KEE, ART, S.1, and KnowledgeCraft. We will be also looking at products that integrate these tools into database systems and other [non-AI] tools." Magid also predicts that in the 1990s DEC, IBM, and other major computer companies will probably offer symbolic processors as part of their systems architecture.

In support of AI and expert-system development, Texas Instruments Inc. offers customers both hardware and software. The hardware is in the form of its Explorer Lisp machine. The Dallas company's main software offering for expert-systems development is the Personal Consultant Series, a newly announced expansion of its Lisp-based tool into a compatible family of products for the TI personal computer line and the Explorer.

There's no doubt that it's getting easier to build expert systems and to tie them into other applications. And with so many computer heavyweights making sizable commitments to the technology, expert systems are not likely to be held back too much longer.
LISP IS NOT NEEDED FOR EXPERT SYSTEMS

ALEXANDER D. JACOBSON
The president, chief executive officer, and chairman of the board of Inference Corp. is a veteran manager of high-technology programs. Before he helped found the Los Angeles company in 1979, Jacobson served as a consultant to Control Data Corp. on its Plato computer-aided education system. Prior to that, he managed corporate research and operating division programs for Hughes Aircraft Co.

The commercialization of expert systems requires that the technology be delivered in traditional procedural languages. The importance of languages other than LISP for delivery of expert systems stems from a number of sources, one of which is the fact that these systems will run more efficiently (require less memory and run faster) in these languages than they will in LISP when installed on mainstream computers.

Run-time efficiency is fundamental to the economic deployment of computer applications. It is advantageous, for this reason alone, to provide expert-system technology in traditional languages as one of the primary steps towards commercialization.

Expert-system technology is packaged and used in the form of software tools, such as Inference's Automated Reasoning Tool (ART), that are designed to support the interactive process of knowledge engineering and to provide the inferencing capability at the heart of successful expert systems. Most of these tools have been, and continue to be, written in Lisp—and rightfully so, since Lisp is the language of choice for artificial-intelligence research and development.

However, those who use these tools to build expert systems are developing applications, not performing AI R&D. For these people, the language of choice is the particular tool that they use to build their application. These tools are not tied to Lisp; their underlying AI technology can be delivered in traditional languages without loss of functionality, robustness, or power.

No one has yet created a version of Lisp that has its full range of benefits as a development language without suffering significantly degraded efficiency at run time. Because the power and flexibility of Lisp for exploratory development is not needed when using expert-system development tools, its cost in run-time efficiency can therefore be avoided by not using Lisp.

Moreover, garbage collection, which is so valuable in exploratory development, can be particularly burdensome at run time for a practical application. Batch garbage collection leads to randomly occurring, oftentimes lengthy pauses in the operation of an application at run time. The alternative, incremental garbage collection, avoids many of these pauses but leads to a general reduction in run-time efficiency.

Traditional languages, on the other hand, have less of the power and flexibility of Lisp for development, but are optimized to run software efficiently. Moreover, most existing software applications are written in traditional programming languages. Therefore, it is easier and more efficient to interface expert systems written in non-Lisp languages to existing applications software.

Finally, there are situations in which it may not be permissible to deliver an expert system in Lisp. The most obvious examples are defense installations that require Ada.

The conversion of a tool like ART to a traditional language can be done without loss of AI functionality and will neither destabilize the product nor bar its users from programming the procedural part of their expert system in Lisp if they choose to do so, because all major versions of Lisp now or soon will support calling to and from other procedural languages. The advantages of run-time efficiency, interfaceability, programming-language doctrine, and conventional acceptability dictate that such tools be deliverable in non-Lisp languages to take advantage of such important benefits. Given these considerable advantages of delivering expert systems in non-Lisp languages, there is no compelling reason not to do so.

All of the foregoing delineates the reasoning behind Inference's decision to support non-Lisp versions of its product. Put simply, it reduces to this: non-Lisp language implementation delivers full-power expert-system technology in the traditional commercial form that business and industry have come to expect.
LISP EXPERT SYSTEMS ARE MORE USEFUL

Lisp continues to be the language of choice for artificial-intelligence research. But the question is, should Lisp programs be translated into conventional languages for the commercial world?

The answer is simple: no. The path from the laboratory to the field is smoothest when both worlds use the same programming language.

Lisp has unique features that are not only difficult to develop and use in other languages, but that are fundamental to writing expert systems. Expert systems in Lisp can be more functional, flexible, and useful than what can be achieved using other languages.

A Lisp system can extend itself by writing, compiling, and dynamically linking code. Another feature is that functions (programs) can be created, passed as arguments, and returned as values. A third feature, dynamic storage allocation, means the programmer need not directly manage memory allocation and deallocation and he is not limited to stack-like allocation schemes.

Because of these features, a Lisp-based expert system can be flexible and respond to the situation in the field, even reconfiguring itself to meet changing needs. Translating an AI application from Lisp to another language for delivery to a targeted market cannot be justified if the Lisp version is fast enough, integrated with the commercial environment, and small enough to fit on the computers that are to be used.

One misperception of Lisp is that it is inherently slow because it is simply an interpreted language. But in fact, all Lisp systems in serious use since 1959 have had compilers.

Another misperception is that Lisp must do type checking at run time. Again, for several years, Lisp systems have had declaration facilities that enable a programmer to direct the compiler to avoid run-time type checking.

Yet another notion clouding Lisp's reputation is that garbage collection must be done during the execution of any application program. This is not necessarily so. Explicit memory-management techniques can be and frequently are used.

C is occasionally mentioned as an alternative to Lisp for expert-system delivery, and its performance is cited as a major attraction. But Lisp is not necessarily slower than C. Lisp and C have similar performances on problems for which both languages are appropriate. Benchmarks for three such problems rated Lisp from 20% slower than C to 30% faster. These benchmarks do not represent a wide range of applications.

Expert systems must also integrate with commercial computing. Current Common Lisp systems interact with other systems by invoking non-Lisp code. In many systems, the foreign code can also call Lisp code as if it were a subroutine. Protocols for foreign function calls have minimally adequate functionality at present but are certain to improve rapidly.

Size is another major factor in the delivery of expert systems. Lisp-based expert systems have many megabytes of code and data, with a significant proportion being the underlying Lisp system. Expert systems delivered on run-time Lisp systems that include just those functions needed for deployment are often small enough.

Before very long, even personal computers will be large enough and powerful enough to run today's complex expert systems easily. And then, better expert systems—ones using the full power of the Lisp development environment—can be delivered on personal computers.

AI is a field whose fruits can make a significant contribution to the efficiency and usefulness of computers in the business and commercial world. As with any scientific field that has practical applications, a continuous flow of techniques from the research laboratories into the commercial world is critical to the health of both the scientific field and the commercial enterprises that can benefit from the techniques.

There is simply no good reason to deliver AI in anything but its natural language—Lisp.
TECHNOLOGY TO WATCH

INFERENCE’S STRATEGY TO SPEED THINGS UP

By making it easier to develop programs, the new C-language version of the ART development tool could accelerate the move of expert systems into the mainstream.

A long-time leader in expert-system tools is answering the call for easier-to-use development aids. Inference Corp. is extending the reach of its ART automated reasoning tool beyond the Lisp programming language. Its ART non-Lisp 3.0 will make expert-system programming accessible to program developers familiar with the C language. Such development tools could speed up the move of expert systems into mainstream computing (see p. 59).

The Los Angeles company is also introducing ART Lisp 3.0 [Electronics, July 24, 1986, p. 25]. Both ART non-Lisp 3.0 and ART Lisp 3.0 incorporate a host of powerful enhancements that make them easier to use and improve their performance over ART 2.0. These enhancements should also speed up the spread of expert systems.

ART non-Lisp 3.0, written in C, brings Inference’s AI technology to mainstream computing hardware—the VAX minicomputers and Sun-3 work stations, with forthcoming release planned for the IBM RT Personal Computer and Apollo hardware. ART Lisp 3.0 brings Inference’s enhancements to developers working on standard Lisp hardware—the Symbolics 3600 series, Texas Instruments Explorer, and LMI Lambda Lisp machines, as well as on VAX and Sun-3 equipment.

The push toward the computing mainstream led by ART non-Lisp 3.0 offers expert-systems developers some powerful advantages. “We’re going to gain considerable performance on traditional mainstream computer equipment, as opposed to the specialized Lisp hardware we’ve used in the past,” says executive vice president and chief technical officer Chuck Williams.

“The second issue is interfaceability—ART non-Lisp 3.0 is going to make it easier to fit an expert system into an existing environment. Expert systems are typically developed to be deployed into an existing hardware-software environment. That tends to be easier if you’ve got a common language foundation, because items like subroutine linkages and naming conventions are the same.” That flexibility includes the ability to network ART-based systems.

“The third reason is that we have not simply recoded ART into C—we felt it would be imprac-

TECHNOLOGY TO WATCH is a regular feature of Electronics that provides readers with exclusive, in-depth reports on important technical innovations from companies around the world. It covers significant technology, processes, and developments incorporated in major new products.
cal to maintain two versions as complex as ART in multiple source-code forms and ensure their compatibility and consistency," Williams says. "Instead, we've devised a scheme of automatically translating Lisp-based source code into C. That means we now have the flexibility to deliver ART in multiple languages without compromising our ability to develop and maintain the product. That same scheme can be generalized for translation into other languages—we are under contract to NASA to build an Ada-based version of ART."

The chief improvements in both new versions of ART are reduced garbage collection, for improved efficiency and performance; pattern-matcher enhancements, notably the introduction of joins from the right; a new procedural attachment capability; and graphics enhancements to the user-interface tools.

NO MORE GARBAGE

The modified garbage collection yields perhaps the biggest run-time performance improvements, Williams says. Conventional Lisp-based garbage collection figures out when memory is no longer needed and returns it to a free pool so it can be used by other parts of the program. Lisp can detect underutilization of a memory block and can dump its contents—the origin of the term "garbage collection." In most other programming languages, programmers must explicitly allocate storage when it's needed and later deallocate it, returning it to the free pool.

There is, however, a tradeoff. "What you lose [with garbage collection] is run-time performance," explains Williams. So Inference has streamlined its collection procedures. "What we're doing in C is simply not generating garbage. ART non-Lisp 3.0 deallocates storage when it's done with it—there's no garbage collection because there's no garbage," says Williams. ART Lisp 3.0 also has significantly curtailed its collection duties, so much so that Inference bills it as "99% garbage-free."

In constructing an expert system, a developer will use ART to build a base comprising facts and two other data types—schemata (structured frameworks) and goals (Fig. 1). "The schema system allows you to lay out a taxonomy of different kinds of objects that your system knows about and to classify new objects by relating them to existing, more general concepts," explains Williams.

In schema data bases, inheritance is an important concept. If, for example, an IBM Corp. Personal Computer were added to a schema data base of computers and defined as an instance of "microcomputer," then all the data-base information on microcomputers would be applied to the PC. "You can know a whole lot about a new concept just by classifying it as an instance of general concepts that you already know about," adds Williams.

Goals are patterns, representing facts or schema relationships, that an expert system would like to know about. For example, the goal of an expert system for fault diagnosis might be to determine a particular logic gate's output. "The way we do goals is to represent patterns that show the kinds of facts we would like to derive. A goal says the system would like to know a fact that matches this pattern," says Williams. The pattern matcher automatically generates goals by noticing what facts would allow rules to draw useful conclusions.

Like most other expert systems, those developed with ART execute a series of if-then rules to reach their conclusions. A typical rule looks for conditions on the facts, schemata, and goals, using that information to reach its conclusion. More precisely, the conclusion reached by executing the system's rules uses information gleaned from the actions of ART's pattern matcher.

A key component of ART, the pattern matcher finds the significant relationships among the elements of the schema, goal, and fact data bases. "The rules say, 'When you notice a pattern of this kind among the elements of the various data bases, then take this corresponding action on that data,'" says Williams.

"For example, the pattern matcher might look for a property of the IBM PC schema, a relationship it exists in, and a goal about it that all occur in one pattern. So you're looking for a relation-
ART supports data-directed programming, which can more easily adapt a set of rules to different expert-system problems than can more familiar procedural programming.

Matching scheme implemented in ART Lisp 3.0, Inference believes it has done just that. It has improved the pattern matcher's structure by adding enhancements to the join net, one of the matcher's two principal components along with the pattern net.

The pattern net classifies each new or altered fact, schema, or goal by making a series of tests on it, identifying which pattern it's an instance of, and maintaining a memory of all such instances. The join net is responsible for noting relationships on multiple patterns. These relationships in essence define a rule antecedent and lead to an activation. (An activation occurs when a rule and a set of data both match a pattern—a "hit.")

The pattern matcher performs AND and NOT joins. In ART 2.0, the AND joins operation "ands" two patterns and then the NOT joins looks for all the other patterns that do not match some other condition. "In ART 2.0, the joins were sequential—every join has a left input and a right input. The right input was always a single pattern, always one of these top-level nodes, whereas the left input could either be a pattern or a previous join," explains Williams.

"ART 3.0 has fundamentally generalized the topology of the join net to support an arbitrary binary tree of joins rather than sequential joins." The new concept has been dubbed "joins from the right" (Fig. 2). It is so flexible that it allows the user to structure the tree any way he likes. To take advantage of this concept, the ART 3.0 user does not have to change his program. ART 3.0's rule compiler will automatically pick the most efficient joins-net topology.

**THE DATA IS IN CHARGE**

Joins from the right lead to big efficiency improvements in the pattern matcher. "Typically, programs that do pattern matching on schema get the biggest impact. Speedups from 4 : 1 to 50 : 1 are typical," Williams says.

The functions performed by the pattern matcher make it possible for ART to implement the concept of data-directed computation. "In procedural programming, the procedure decides what to do next—there are explicit branch points in the procedure," Williams says. "In data-directed programming, that's not the case. The data base contains the entire state of the program. A change to the data base selects the set of rules that are applicable. A rule executes, and all it can do is modify the data bases—it can't select the next rule, it can't call the next rule by name.

"What that means is the system has a lot more flexibility to organize and adapt all the rules at its disposal to each particular problem. The benefit that leads to is the ability to incrementally evolve your system."

The procedural-attachment capability is another ART 3.0 highlight. It involves two forms of procedural attachment—active values, and methods and message passing.

The active-values procedure lets ART invoke a subroutine whenever an attribute of an individual schema is referenced, modified, or accessed. "A typical example is attaching a graphical depiction to a schema attribute," Williams explains. "For instance, you might have something in your data base that models a gate during circuit simulation, and whenever the value of one of the inputs changes, you want to update the picture on the screen. You could attach a procedure to the output part of that gate, and whenever it changed, that procedure would be invoked and it..."
ART 3.0 DEVELOPERS MADE A TRANSITION TO THE COMMERCIAL WORLD

**Expert systems** have made the transition from the lab to the commercial world, says Inference Corp., and so has its executive vice president and chief technical officer. In the late 1970s, Chuck Williams was researching basic artificial-intelligence technology at Information Sciences Institute, Marina Del Rey, Calif. “That’s where I got interested in AI tools. We were working on an application for which existing tools were clearly inadequate—we developed one called Hearsay 3. But I really wanted to get into an area where results and work were evaluated on practical results. That’s why I decided to make the transition into the commercial world.” 

So in 1979, Williams helped found Hearsay 3. But I really wanted to get into an area where results and work were evaluated on practical results. That’s why I decided to make the transition into the commercial world.”

**Paul V. Haley**, executive director of AI tools technology, joined Inference in 1983 after stints as a consultant for Digital Equipment Corp. and The Carnegie Group. He managed the ART 3.0 project’s technical end and was “hands-on responsible for much of the garbage collection and the ‘joins from the right.’”

Haley has impressive expert-systems credentials. He was a codeveloper of the Intelligent Scheduling Assistant, a system now used throughout DEC, and he led development of the Intelligent Manufacturing and Control System. From 1981 to 1984, Haley worked with John McDermott at Carnegie-Mellon University, where he developed manufacturing-management expert systems. “At the time I was at Carnegie-Mellon, OPS5 was the only viable tool for expert-system development, but its ability to develop complex systems was limited,” he recalls. “So I saw a phenomenal opportunity to get into the tools business.”

Haley, 29, earned a BS in physics and astronomy from the University of Virginia in 1979 and got an MS in computer science from the University of Washington in 1981.

Inference enhanced its Artist interface tool with an interactive drawing system that allows the user to draw and store a bit-mapped graphical image using icons
New From D.A.T.A.
The Most Complete Alternate Source And Replacement Series

Find 500,000 direct replacements plus 500,000 suggested replacements from over 400 electronic component manufacturers worldwide with the NEW Alternate Source and Replacement Series from D.A.T.A.

Designed for easy use by engineers, purchasing agents and others, the complete series covers both active and discontinued devices:

DISCRETE SEMICONDUCTORS
Information on transistors, diodes, thyristors, optoelectronic devices, and microwave devices.

Direct Replacement Guide
Suggested Replacement/Alternate Source Guide

INTEGRATED CIRCUITS
Information on digital, interface, microprocessor, audio/video, linear and memory ICs.

Direct & Suggested Replacement Guide
Generic/Alternate Source Guide

$105 EACH (U.S.)
• Price includes two complete semiannual editions of each guide.

SPECIAL OFFER Purchase any two together for $170 and Save $40. To receive a free brochure on the Alternate Source and Replacement Series, simply complete and mail the attached coupon today.

Or call D.A.T.A. TOLL-FREE 1-800-854-7030
(in CA call 1-800-421-0159)

YES, I want to quickly find direct and suggested replacements in one complete series—and save money too. Please send me FREE information on:

□ New Alternate Source & Replacement Series
□ Complete Series
□ Available on Magnetic Tape
□ Complete library of D.A.T.A. Books

Name
City
Telephone

Company
Address
State
ZIP

D.A.T.A. INC.
A Cordura Company
Send to D.A.T.A., Inc., P.O. Box 26875, Dept. S04
San Diego, CA 92126 USA


Remember, D.A.T.A., Inc. offers a 30-day money-back guarantee.

electronica 86 coupon
Please send detailed information to:

Name
Address

MESSE MUNCHEN INTERNATIONAL
Gerald G. Kallman Associates, 5 Maple Court, Ridgewood, New Jersey 07450, Tel. (201) 652-7070, Telex 264715 GDWD UR

Munich, 11 - 15 November

Accompanying Programme
12th International Conference on Microelectronics
3rd International Macroelectronics Conference
DGO Symposium
Symposium on Quality Assurance in the field of electronics
Technical Session Sensorik
TECHNOLOGY TO WATCH

A NEW WAY TO SPEED UP CIRCUIT SIMULATION

More efficient software has taken a back seat in recent years to faster hardware as a way of boosting computer performance. Moreover, most software speed gains have come from better compilers, often called optimizing compilers, rather than from new algorithms that can boost program performance. But computationally intensive work such as circuit simulation is ripe for revised algorithms, and computer researchers are beginning to create them.

An excellent example of performance improvement gained from work on algorithms is the Cinnamon project at Carnegie Mellon University. The CMU researchers have developed a new approach, including a new algorithm, for simulating circuits with a computer that in many cases does the job about 100 times faster (that is, uses 1/100th the computer time) than the current most used circuit simulator, Spice2.

The Pittsburgh team, headed by Stephen W. Director and including L.M. Vidigal and S.R. Nassif, has developed a simulation algorithm using an event-driven methodology. It specifies a set of voltage changes and analyzes how each such change (event) would affect the circuit being simulated. Traditional integration schemes for circuit simulation compute all circuit variables for a continuous voltage swing for specified points in time.

The overall effect of the Cinnamon (for coupled integration and nodal analysis of MOS net-

---

**1. OUT OF THE PAST.** The approximation for node I can be obtained from the past and future scheduling for the node.

**2. CRITICALITY.** For comparison with Spice simulations, Cinnamon was tested against the critical path of a MOS design, represented by the schematic above.
works) algorithm is a significantly reduced amount of computation required to accurately simulate a circuit. The basic method could be generalized for any circuit type, but the scope of this work, supported in part by Semiconductor Research Corp. and the Army Research Office, is limited to simulating MOS integrated circuits.

For simulation, a MOS circuit can be regarded as a nonlinear time-invariant network consisting of linear resistors, nonlinear capacitors, nonlinear controlled current sources, and independent voltage sources. Sets of equations that characterize this type of network are well established. The general form of the equation is

\[ \frac{dv}{dt} + f(v) = 0 \]  

(A)

where \( v \) is a vector representing the node voltages, \( C(v) \) is a matrix whose elements represent the nonlinear capacitors, and \( f(v) \) is a vector that represents the currents through all other circuit elements. (A) represents a set of first-order nonlinear differential equations.

To solve this set of equations in order to simulate a MOS circuit, most techniques first assume an initial solution. They then use difference methods to subdivide the interval over which the solution is to be evaluated. The smaller intervals correspond to time steps. Unfortunately, these explicit methods tend to be unstable if the time step is large compared with the smallest time constant in the circuit.

Therefore, to eliminate the need for lots of small time steps, which increases computation requirements, most circuit simulators use implicit methods. Here, the values of \( C \) and \( f \) are assumed to be some function of \( v(t) \). The new voltage values, \( v(t+\Delta t) \), can be evaluated by solving a set of nonlinear equations. This is done in most cases by some variation of Newton’s method, where the nonlinear elements are replaced at every iteration by a linear approximation evaluated for the estimate of \( v(t+\Delta t) \).

In summary, conventional circuit-simulation methods first replace the derivative by some estimate and only then linearize the network to solve the resulting set of nonlinear algebraic equations.

The Cinnamon research team observed that to solve the equations for a nonlinear circuit, it is natural to control the step size by the region over which a linearized approximation of the device’s behavior is valid. For MOS networks in particular, the device’s behavior over large voltage ranges is quasilinear. Hence, if the elements
in the network are linearized, the circuit's dynamic behavior can be represented by a system of linear differential equations of the form

$$C \frac{dv}{dt} + Gv = i$$  \hspace{1cm} (B)$$

where $C$ and $G$ are $n$-by-$n$ matrices ($n$ stands for the number of nodes in the network) and $v$ and $i$ are vectors of size $n$. For a MOS circuit, $C$ is a symmetric, nonsingular matrix and in most cases diagonally dominant. Though diagonal dominance is not essential to the Cinnamon algorithm, it can be used to speed the solution of this set of equations. While this is a first-order differential equation that could, in principle, be solved by any of the well-established integration methods, such methods are computationally intensive.

The analytical solution can be formulated easily as a function of a matrix $e^t$, where $A = C^{-1} G$. Although this matrix is in general hard to compute, if the order of the matrix is small, it is easy to obtain an explicit and exact solution for $v$, the different values of the node voltage.

The differential equation, (B), will be valid only for those values of $v$ where the linear model is in use is valid. Whenever a node voltage attains a value on the present limit of its region of linearity, the integration should be halted, and new linear approximations for the nonlinear elements determined.

The CMU researchers referred to the points on the time axis where these quasi-linear limits are attained as events for the node. This led them to an algorithm that will compute, for every node, the associated event and compute the integration formula up to the next time point that corresponds to the next event. Hence, the new algorithm is described as event-driven.

The rationale for Cinnamon derived from this event perspective. First, assuming that the network under consideration is initially stable, the algorithm applies a perturbation to node $i$. This forces the voltage at this node to reach a discrete value immediately below or above the current value, and a new event will be scheduled for node $i$. All other nodes in the network will not notice this voltage change simultaneously as there are intrinsic delays associated with any RC network. In other words, the change in voltage $v_i$ will initially affect only the adjacent nodes—those that are connected to node $i$, through a capacitor, resistor, or transistor.

These node voltages can be computed by solving the respective node equations. The method can then be applied sequentially until the network stabilizes. For example, the equation for node $k$ is:

$$C_k \frac{dv_k}{dt} + G_k v_k - \sum_{j \in J} C_{kj} \frac{dv_j}{dt} - \sum_{j \in J} G_{kj} v_j = \sum_{m} i_m$$  \hspace{1cm} (C)$$

where $v_k$ is the voltage at node $k$ and $v_j$ the voltage at node $j$. $J$ represents a set, usually small, of indices to the node voltages that will contribute to the equation at node $k$. $C_k$ is the sum of capacitances connected between nodes $k$ and $j$. The coefficients $G_k$, $G_{kj}$, and $i_m$ result from
The Cinnamon simulator grew out of the ongoing research work of Steve Director and his associates at the Center for Excellence in Computer Aided Design. Based at Pittsburgh’s Carnegie Mellon University, the center’s primary goal is research into design methodologies for very large-scale integration. The center is one of two Semiconductor Research Corp. centers devoted to research in computer-aided-design, the other being at the University of California at Berkeley. (SRC also sponsors a microstructure research center at Cornell University in Ithaca, N.Y.)

Director, who is Whitaker Professor of Electrical and Computer Engineering as well as head of that department at CMU, is the center’s director. His team members on the Cinnamon project were Sani Richard Nassif and Luis Manuel Vidigal. Nassif, until this spring one of Director’s graduate students, is now at Bell Laboratories in Allentown, Pa.

Vidigal, an associate professor at Instituto Superior Tecnico, Lisbon, Portugal, graduated from CMU in 1980. He was a visiting associate professor of electrical and computer engineering at CMU last year.

The Cinnamon project was a team effort that extended from June to December 1985—the period that Vidigal was visiting professor. First, the Cinnamon algorithm was designed during a series of meetings of the triumvirate, then Nassif and Vidigal did most of the coding and testing.
If they had it to do all over again,
this is how they'd do it.
Those microprocessors on the first page all talk a lot about being "the most complete," or "ultra-fast," or even "the next industry standard!"

Contrary to those claims about being state-of-the-art, however, most of them are actually state-of-the-past. They're all based on architectures developed way back at the dawn of the microprocessor era, and their performance has reached a practical limit. They simply can't bridge the gap to true supercomputer performance.

It's high time someone offered something more. Like a microprocessor built from the ground up with a brand new architecture. Able not only to replace those ICs of yesteryear, but to make them obsolete.

Now there's a microprocessor that does just that. It's called CLIPPER. And it's from Fairchild.

**CLIPPER. What everyone else will think of next.**

CLIPPER is the biggest single advance in microprocessors since the microprocessor itself. It combines VLSI design with mainframe and supercomputer techniques to create the new standard in 32-bit microprocessor performance. Our CLIPPER port based on the UNIX System V operating system gives unprecedented software power, speed and portability to any application. And in today's RISC-oriented world, CLIPPER does RISC one better - its unique Streamlined Instruction Set offers all the advantages of a RISC, the advantages of a CISC, and then some.

Just by looking at it, you can tell CLIPPER is a different breed of microprocessor. In a unique three-chip set, you get an architecturally advanced, very high-performance, CMOS 32-bit compute engine, optimized for scientific and professional computing applications. In fact, you get everything in the three CLIPPER chips that it takes the competition's entire CPU board to give you.

The bottom line? CLIPPER is incredibly fast. It's optimized for speed, and designed for high bandwidth and true concurrent execution of instructions. It also runs at 33 MHz which, until CLIPPER proved otherwise, was considered impossible. CLIPPER achieves a peak execution rate of 33 MIPS, with average performance greater than a VAX 8600 - twice as fast as any other microprocessor in existence, five times as fast as a VAX 11/780. Floating-point performance exceeds 2 MFLOPS, while simple instructions execute in a scant 30 nanoseconds.
bus dedicated to instructions, the other to data.

The two cache chips are identical. The instruction cache is distinguished from the data cache only by the activation of an on-board program counter that allows prefetch activities into cache memory.

The fast caches provide hit rates greater than 90%. And the instruction cache hit rate with prefetch enabled is greater than 96%.

Contributing to this phenomenal access speed is the combination on the same chip of the cache and demand-paged MMU, which reduces bus loading and eliminates chip-to-chip delays. In addition, virtual addresses are translated concurrent with cache access, eliminating the performance bottleneck of virtual memory translation. Separate caches called Translation Lookaside Buffers (TLBs) store 256 recent page translations. These large TLBs improve overall system performance up to 20% over systems with smaller TLBs.

And your program won’t be cramped by an insufficient address space.

Each user process enjoys a full 4G bytes of virtual memory, which may be separate from the operating system’s 4G-byte virtual address space. Virtual addresses are translated to a 4G-byte real memory space with a separate 4G bytes for each I/O and boot memory.

More CLIPPER support. Inside and out.

As befits a breakthrough in microprocessor technology, CLIPPER is supported by a powerful software environment. After all, you don’t want to spend your time developing software tools. So we give you everything you need, ready-made. Including a CLIPPER port based on the UNIX System V operating system. Optimized FORTRAN, C and Pascal compilers. Plus an assembler.

Or you can choose a VAX cross-support package. Which includes an assembler, C compiler, processor simulator, performance analyzer, debugger, and various other utilities.

There’s one more important ingredient in the CLIPPER package: expert advice, care of our application engineers and systems designers. Each one of them, in every sales office and FAIRTECH™ Design Center, thoroughly trained in helping you get everything out of CLIPPER that we put into it. And each one of them ready to help.

Offering superior performance advantages in literally every system area: speed, technology, integration, and architecture.

For more information, just give us a call.

You’ll find us at The Fairchild Customer Information Center by dialing 1-800-554-4443.

CLIPPER from Fairchild. It’s what the competition wishes they’d built in the first place.

©1986 Fairchild Semiconductor Corporation. CLIPPER and FAIRTECH are trademarks of Fairchild Semiconductor Corporation. UNIX is a registered trademark of AT&T. VAX is a trademark of Digital Equipment Corporation.

We’re taking the high ground.

FAIRCHILD
A Schlumberger Company
Think of it as a very small supercomputer.

Unlike any other microprocessor architecture, CLIPPER uses proven supercomputer and mainframe architectural concepts. Pipelining, for example. Not only do we overlap fetch, decode and execute processing phases, but we’ve gone one step further to pipeline the integer execution unit, processing up to three instructions at the same time during the execute phase.

Concurrent processing units are also built in: the CLIPPER FPU is on-chip, for faster processing in parallel to integer operations.

We also included mainframe-style caching. The two large 4K-byte caches, combined with mainframe-style set associativity and 16-byte line size, reduce memory access times and significantly improve hit ratios. When it comes to bus bandwidth, the CLIPPER CPU features two 32-bit buses to cache memory. Bus bandwidth to the CPU is 133M bytes per second, far greater than ordinary, single-bus architectures. We enhanced bus bandwidth even further by using an additional 32-bit CLIPPER synchronous bus that provides quad-word updating of the caches, in addition to its flexible byte, half-word and word transfers.

Then there is the distinctive CLIPPER Streamlined Instruction Set. 101 instructions are hardwired instead of micro-coded to deliver the performance of a reduced instruction set computer. We balanced the RISC architecture by adding a macro-instruction unit. Which provides 67 high-level instructions and functions such as floating conversions, task switch, trap and interrupt handling. And the CLIPPER resource manager provides instruction pipeline management in hardware, where you want it, instead of in your software tools. The result? You get all the advantages of a RISC with the robustness of a complex instruction set.

What got into CLIPPER.

The revolutionary CLIPPER three-chip module resides on a 3.0 x 4.5-inch printed circuit card which interfaces to your system with a standard 96-pin connector. You’ll find a pipelined CPU with a three-stage integer execution unit, plus an on-chip, IEEE-standard floating point unit. For packaging, we put the chips in state-of-the-art 132-pin ceramic leaded chip carriers.

Next you’ll find two 4K-byte combination cache/memory-management chips. A clock generator completes the package, for a staggering total of 846,000 transistors. That’s practically as dense as all the competition put together.

Lastly, you’ll find switching speeds up to the rest of the fast CLIPPER standards. Like Fairchild’s FACT logic family and other advanced products, CLIPPER is fabricated with a high-speed, double-metal advanced CMOS process that achieves transistor switching at speeds of up to 500 ps.

If you’re having trouble keeping up with speeds like this, just think how the competition feels.

Our cache is right on the money.

In keeping with our goal of bringing supercomputer technology to the chip level, we linked the CLIPPER cache chips via a dual-bus architecture, with one 32-bit...
One company moving into the new market for high-speed CMOS static random-access memories is bucking the trend toward process complexity. Motorola Inc. has devised a series of circuit innovations that create truly asynchronous SRAMs capable of speeds as fast as 25 ns.

Its competitors are using a variety of processing techniques—1.0- and 1.25-μm geometries, three levels of interconnection, silicides and salicides to reduce resistance and increase speed, and bipolar/CMOS combinations—to push speeds to less than 50 ns on 64-K SRAMs. The upshot is a wealth of new products in a market traditionally dominated by bipolar technology (see p. 121).

Motorola is coming to market with a pair of high-speed 64-K SRAMs [Electronics, July 24, 1986, p. 151] that use a conventional double-level-metal, double-polysilicon-gate, 1.5-μm CMOS process. Without resorting to any special processing tricks or techniques, the Austin, Texas, company has produced the 64-K-by-1-bit MCM6287 and 16-K-by-4-bit MCM6288, capable of typical speeds as fast as 35 ns and maximum speeds of 25 ns over the full commercial temperature range. At room temperature, the speed of the devices pushes below 15 ns.

Motorola is also introducing a 4-K-by-4-bit SRAM fabricated using the same process and circuit techniques. It will have an access time of less than 10 ns over the whole temperature range and will approach 1 ns at room temperature.

Motorola's two new SRAMs achieve their high speeds with a remarkably low active power, 250 mw ac and 100 mw dc, using a 40-MHz clock rate. Equally impressive is the ability of the new SRAMs to operate as fully asynchronous devices, says Steve Flannagan, manager of the fast SRAM design project. The truly asynchronous operation and immunity from skews derive from a proprietary circuit technique. Unlike present designs, it distinguishes between address transition detection and address stability detection.

The key to the SRAM's high speed is not process improvements or scaling, but rather 13 proprietary circuit improvements, says Roger I. Kung, manager of MOS memory design at Motorola's MOS Memory Products Group.

Significant among these is a new SRAM architecture (Fig. 1) that allows extremely short bit lines (with only 64 cells per bit line) for high-speed signal development during read operations and ensures increased data integrity during write operations.

The way Motorola implemented bit lines in the architecture makes a particular contribution to

Motorola goes for circuit improvements, rather than exotic process refinements, to develop a pair of 64-K static RAMs that boast speeds better than 35 ns.

1. NEW DESIGN. In designing its 25-ns 64-K-by-1-bit (16-by-4) CMOS SRAM, Motorola used innovative circuit, not process, improvements to boost speed.
2. SUBDIVIDED. So it can achieve high speed while using low power, Motorola's 64-K SRAM is divided into eight blocks with only 64 cells per bit-line.

In most other designs, the bit lines extend the length of the memory device and are very long and vertical, which decreases speed and increases bit-line capacitance, resistance, and delay time.

This design uses local word lines, which ensure low power because only one eighth of the memory is activated at a time. But the design combines them with horizontal bit lines that contain only 64 cells each instead of 256 or more; this provides high-speed signal development.

Contributing substantially to the higher performance of this design are the high gain margin and high stability of the basic four-transistor cell (Fig. 3), which occupies only 189 \( \mu \text{m}^2 \). Motorola achieved them "by increasing the size ratio of the cross-coupled pull-down transistor to the transfer transistor—from a simple 1:1 correspondence to over 3:1," says Flannagan. This increases the cell's immunity to process variations and, more important, its immunity to noise.

The higher size ratio required one modification to the plain vanilla 1.5-\( \mu \text{m} \) CMOS process Motorola is using: the addition of a second level of metal interconnection. Bit lines are in first-level metal, the resistor is in second-level polysilicon, and two second-level metal lines cross the memory cell. These cells are organized into a 128-row-by-512-column array divided into eight blocks.

A further aid to high speed is a proprietary circuit that allows power-down without any speed penalty. "Ordinarily, the chip deselect signal produces a false address-transition-detection signal, which causes the cycle to start over again, resulting in a chip-select penalty the equivalent of a complete cycle," Flannagan says. To eliminate this delay, a chip-select speedup function implemented on the chip sends out an ATD-inhibit signal at power-down, masking out the false ATD pulse. The new architecture results in greatly improved data sensing. It takes only one or two nanoseconds to develop a reliable signal, versus 45 ns for other approaches.

AN ASYNCHRONOUS RETURN

The Motorola chip design's asynchronous capabilities constitute a major contribution to the state of the art, according to Flannagan. "Historically, the original static RAM designs were conceived as asynchronous devices. But as the industry moved toward higher complexity and speed, many designers opted for synchronous designs," he says. A synchronous SRAM recognizes transitions only at predetermined points in a clock cycle, whereas an asynchronous SRAM allows and recognizes address changes or transitions at any time.

In recent years, there has been a move back to asynchronous designs in SRAMs based on ATD, a self-clocking technique that uses the address transition signal, or edge, as a reference and performs a summation, synchronizing all operations on the chip to that signal. The ATD approach does not sacrifice speed, but "the problem is that it assumes all the addresses occur at the same time," says Flannagan. "In real life this seldom occurs, with the various address edges occurring in any timing relationship to one another. For example, addresses may go through a transition and change back again at any time whatever."

Motorola's SRAMs share certain characteristics with ATD designs: when a summation address transition is detected, the array is equal-

---

3. HIGH-GAIN CELL. The key to stability and performance is the high-gain four-transistor cell with double-polysilicon gates and double-level metal in only 189 \( \mu \text{m}^2 \).
address stability detection, it is necessary that— that is, the bit lines are precharged and
the word lines are set to their appropriate val-
ues. In addition, the sense amps are turned off,
and the output buffer is placed in a hold state.

So to make their SRAMs fully asynchronous,
the Motorola designers have taken the ATD ap-
proach one step further: they distinguish be-
tween address transition detection and address
stability detection. Unlike present ATDappro-
aches, address summation is not timed from the
first edge; rather, it is postponed until address
stability has been detected.

"With receipt of the second edge, the memory
recognizes that enough time has passed for the
address transition signal to stabilize," says Flan-
nagan. The second edge then begins the access
cycle, turning on the new word line, turning on
the amplifiers, and controlling the output buffer.
A predetermined time later, the cycle-end signal
turns everything off except the output buffer.

For this approach to work, Motorola had to
replace the traditional address summation cir-
cuit (Fig. 4a), consisting of a wide, shallow
NOR gate with a big, hard-wired, high-capaci-
tance metal line running from the top to the
bottom of the memory array. "In the particular
architecture we chose, this common metal line
has a very large fan-out, with as many as 16
addresses at one time, slowing it down consid-
erably," says Flannagan.

Also, the wide, shallow NOR-gate circuit
requires a reset pulse; the result of such a pulse is
that the first edge, the address transition signal,
does not track the second edge, the address sta-
bility signal—they are not in sync. "For true
address stability detection, it is necessary that

4. ASYNCHRONOUS. For
asynchronous operation,
Motorola's 64-K SRAM
replaces NOR gates (a)
with treelike summation
circuits (b).

the second edge be
controlled by the
natural propagation
delay through the
circuit," he says.

In the Motorola
SRAM, this common
NOR gate is re-
placed by separate
summation address transition (SAT) generators
for the rows and for the columns. With the
elimination of the common SAT generator—
which requires a specified ratio between the
driver and the load devices—the local SAT de-
vices can be built using a ratioless, treelike
logic structure (Fig. 4b) in which the load
devices are gated by clock signals, and transmis-
ion of logic signals from one gate to another
is similarly gated.

The chief advantage of this structure is that,
being ratioless, it is inherently synchronous, with
signal propagation through the gates paced only
by the system clock, says Flannagan; this design
minimizes timing problems considerably. In ad-
dition, such ratioless logic has lower power dissi-
pation, because there is no direct discharge path
from the power supply lead to ground, and be-
cause the use of minimum geometry devices re-
duces the die-area requirements.

DEVELOPING CMOS SRAMS: THE CHANCE OF A LIFETIME

To Stephen Flannagan and Paul Reed,
their assignment to develop Motorola Inc.'s new family of high-speed CMOS
64-K static random-access memories was
the chance of a lifetime, a chance to
show that aggressive circuit design
could accomplish as much as aggressive
process development.

"In a general sense, part of our char-
acter was not just to develop the fastest
or the lowest-power or even the most
cost-effective CMOS SRAM, but the best
combination of all of these," says Flan-
nagan, fast SRAM design manager. The
company also wanted a part that would
serve as a vehicle to move to higher-
density 256-K and 1-Mb SRAMs as pro-
cess improvements allow.

With these parameters, the first deci-
sion he and Reed, design engineer and
project leader, had to make was relatively
easy. "If cost was to be a factor, it
was clear that pushing the process to
the limits was not the answer," Flanna-
gan says. "The emphasis had to be on
circuit design. Not that process develop-
ment is not important, but in this case it
had to serve the needs of the circuit
designer, rather than vice versa, as is
often the case." Once that decision was
made, the second—who was going to di-
rect the design of the 16-K-by-4-bit con-
figuration and who the design of the 64-
K-by-1-bit configuration—was also easy,

he says. "Paul had the most experience
with by-4 memory designs, and I had
the most experience with by-1 designs."

Reed, who graduated from the Uni-
versity of Missouri in 1977 with a BSEE,
received most of his experience in mem-
ory design at Texas Instruments Inc.
Since 1983, he has been involved in
SRAM design at Motorola's MOS Mem-
ory Design Group in Austin, Texas.

Flannagan received his BSEE from
the University of Cincinnati in 1977 and
a MSEE from Oregon State University
while working at Intel Corp. from 1977
to 1983. Since 1983 he has been at Mo-
torola, where he's responsible for the
256-K SRAM development.

As the 64-K SRAMs go into produc-
tion, the team has seen first silicon on
256-K SRAM prototypes using 1.25-μm
design rules; 1-Mb SRAMs using 1-μm
geometries are in design. Both use the
same double-level-metal, double-polysili-
con-gate CMOS used on the 64-K types.

NEXT STEP. With their 64-K SRAMs in pro-
duction, Paul Reed, left, and Stephen Flanna-
gan are working on their 256-K SRAM.
The right vendor can put ASIC in a whole new light.

Only the right Application Specific IC (ASIC) will make your project shine. Getting it takes the right vendor.

What makes a vendor stand out? The right vendor offers total ASIC capability: to handle every need from programmable logic to gate arrays, standard cells to custom design. Experience: to solve any design or manufacturing problem. And design and manufacturing resources: sufficient to keep you ahead of the competition.

A vendor is a long-term partner. Gould AMI's ASIC capability was built over 20 years, not overnight. That's why you'll find the whole range of ASIC approaches. E² programmable logic devices using PEEL technology. Both 2µ and 3µ HCMOS gate array and standard cell families. And cell-based custom ICs with analog as well as digital capability.

A full range of design support gives you total control. Extensive cell libraries for workstations and PC-based design systems. Gould's own low-cost Sceptre II design software for your PC. And cell compilers to provide a virtually unlimited library.

And at Gould AMI, implementation of Statistical Process Control (SPC) throughout the company builds quality in, at every stage.

If that's your idea of the right ASIC vendor, too, let's talk.

We'd like to share more ideas. For details and our informative

High Performance Solutions in Factory Automation, Computers, Instrumentation, Defense and Semiconductors.
new booklet, "How to Choose An ASIC Solution," simply call (408) 554-2311. Or write: Gould Inc., Semiconductor Division, manufacturer of Gould AMI semiconductors, 3800 Homestead Road, Santa Clara, CA 95051.

We'll shed new light on ASICs.

PEEL is a trademark of International CMOS Technology Inc

Gould AMI ASIC: Depend on it.

Circle 85 on reader service card

Gould Electronics
For microchip technology that connects you with the future...

Meeting the challenges of the Integrated Services Digital Network (ISDN) requires a new breed of advanced microchip technology. Siemens has met these challenges...with innovative, state-of-the-art ICs ready to connect you to the future of telecommunications. NOW.

Our two key ISDN chips are specifically designed to allow complete realization of a full CCITT compatible S-Bus Interface:

- PEB 2070 – ISDN Communications Controller (ICC)
- PEB 2080 – S-bus Interface Circuit (SBC)

Modularity is designed-in by using IOM (ISDN oriented modular interface) which controls the data flow between the ICC and SBC allowing flexibility to adapt to different transmission configurations in the future.

Just look at these important performance features:

**PEB 2070 ICC:**
- Programmable high level support of LAPD protocol
- Serial IOM interface to Level I devices
- Flexible interfaces for B-channel sources
- Microprocessor interfaces for 8048/51/85/86/88 families
- Low power consumption (1 mW to 5 mW)
- Advanced VLSI 2μm CMOS technology
- 24-pin package

**PEB 2080 SBC:**
- Meets all CCITT requirements
- SLD and IOM-compatible
- Timing recovery capabilities
- Level detection in power-down mode
- Frame assignment capabilities for trunk module applications
- Switching of test loops
- Low power consumption (4 mW to 60 mW)
- Advanced VLSI 2μm technology
- 22-pin package

Both ICs are the nucleus of a broad family of VLSI chips for ISDN applications designed by Siemens in cooperation with major system houses.

Get detailed information now. Write to Siemens AG, Infoservice 12/Z026e, P.O. Box 2348, D-8510 Fürth, West Germany, quoting "PEB 2070/2080".

**The key to digital communication systems.**
THICK AND THIN FILMS BATTLE FOR GROWING HYBRID MARKET

Despite the current industry malaise, the market for hybrid microelectronics continues to grow at a good clip. Both thick- and thin-film hybrids are being driven by the needs of the growing military and aerospace markets and their increasing demands for dense, high-speed, high-powered circuitry in the smallest possible area and volume. The total U.S. hybrid market (65% captive and 35% independent) amounted to about $1 billion in 1976 and has now reached about $4 billion, according to estimates from Tektronix Inc. About 40% of current sales are for military applications.

While thick-film hybrids are maintaining their preeminence, three trends have started to reshape this industry:

1. The use of thin-film technology, both by itself and combined with thick-film technology, is increasing; at the same time, a rival—electroplating fine lines directly on ceramic—has appeared.
2. Power hybrid applications are increasing.
3. Electronics and aerospace manufacturers with in-house hybrid facilities are actively soliciting custom work from outside customers.

Thick-film hybrids, used in 75% of all applications, dominate the world of hybrid microelectronics (Fig. 1). The thick-film process is based on sequentially screening and firing multiple layers of conductive, resistive, and insulating thick-film pastes onto a ceramic substrate. For low-level circuitry, the usual substrate is a material called 96% alumina. Beryllia is the material of choice for applications dissipating a lot of power.

Typical conductor materials are gold (for wire-bonding and multilayering), platinum gold (for reflow soldering), and palladium silver (the lowest-cost material). Resistive pastes are mostly based on ruthenium oxides and cover a resistance range of 3 Ω to 10 MΩ per square, with temperature coefficients from 50 to 100 parts per million/°C. Today, most hybrid manufacturers have standardized on 10-mil lines and spaces for their thick-film conductor patterns, but the limit for thick-film hybrids is actually about 5 mils. Thick-film hybrids can be multilayered, and most companies now routinely do four to six layers.

Currently, thick-film hybrids are being assembled either with the chip-and-wire technique, based on die- and wire-bonding bare chips to screened-on pads, or with surface mounting where packaged leaded
or unleaded components are reflow-soldered to the pads of a substrate. In general, most military hybrids use the chip-and-wire technique. However, some military contractors such as RCA Corp.'s Government Systems Division, Moorestown, N. J., sacrifice the acknowledged density advantage of chip-and-wire packaged thick-film hybrids by building military thick-film hybrids with chips in leadless ceramic chip carriers. RCA's engineers feel that the testability of the packaged chips in this militarized surface-mounting application results in higher assembly yields and better long-term reliability.

While RCA produces no complete chip-and-wire hybrids, it does produce small hybrids consisting of three to four medium-scale-integration chips wire-bonded inside a ceramic leadless chip carrier, which, in turn, is reflow-soldered to a motherboard ceramic substrate housing an array of single large-scale and very large-scale-integration chips in their carriers. The multichip submodule can be tested and burned in before final assembly. Saab Microelectronics in Sweden uses the same technique on its large-scale avionics ceramic modules.

**MANY ASSEMBLY CHOICES**

In the commercial world, there are other forms of thick-film assemblies. For example, many telecommunication companies have surface-mounted assemblies based on leaded plastic packages, such as plastic-leaded chip carriers, small-outline integrated-circuit packages, small-outline transistors, and even plastic quad flatpacks reflow-soldered onto the ceramic substrate. This last type is particularly popular in memory packages.

In automotive applications, hybrids make up 5% to 10% of a typical car's electronics; for example, they can be used in voltage regulators, ignitions, and sensors. Deleo Electronics, Kokomo, Ind., which manufactures the electronics for General Motors Corp. cars, has a large thick-film facility that uses neither chip-and-wire nor conventional surface mounting. Instead, Deleo uses flip chips (solder-bumped chips designed for face-down mounting) that are reflow-soldered to the ceramic. Hybrid modules for 1987 ear models will employ thick-film hybrids with a mix of flip chips and chips in single-layer ceramic, or SLAM, leadless carriers. The SLAMs are capable of higher input/output counts than the flip chips. For the future, Deleo is looking into applying extremely high-lead-count tape-automated bonded chips to its hybrid substrates.

Bare TAB bonding (with the chip and its tape beams excised from the tape) approaches wire bonding in packaging density and allows testing and burn-in of chips on tape.

Hybrids with TAB chips are already being used in large computer mainframes [Electronics, March 10, 1985, p. 44] mainly as multichip, multilayered ceramic chip assemblies in the U. S., Japan, and France. But the cost of this technique is still too high for the small runs of custom military and commercial hybrids most U. S. companies handle.

Thick film's rival is thin-film technology, which uses the techniques of IC processing—optical lithography, sputtering, and etching—in a subtractive lithographic process to produce much finer lines than can the thick-film process.

Thin-film substrates are typically a 99.6% alumina ceramic, but glass, silicon, and fused silica can also be used. The conductor material normal-
Thin-film hybrids are primarily used in high-frequency applications. With care, thick films can be pushed to the 2-GHz vicinity, but thin films are more effective at higher frequencies. The thin film’s smaller conductor geometry and more precise definition of conductor edges minimize lead inductance. Thin films are suitable for operation up to 60 GHz.

The thin-film technique is also valuable in complex analog or analog/digital applications where space is at a premium. Current noise for thin-film resistors is more than 10 dB lower than the lowest value for thick-film resistors.

Thin-film technology is now crossing over into some of the lower-frequency applications usually done with thick-film processing. For example, companies such as ILC Data Device Corp., Bohemia, N.Y., have done complete data-conversion hybrids on one layer of a thin-film substrate (Fig. 2). The same unit in thick film would have required a multilayered approach. The increased interconnection density of the finer-line thin-film hybrid makes multilayering unnecessary.

The advent of VLSI chips and those from the Pentagon’s Very High Speed Integrated Circuits program with over 68 I/O pads has caused several hybrid manufacturers to mix thick- and thin-film techniques to get the interconnection densities required. For example, Natel Engineering Co., Simi Valley, Calif., which makes military data-conversion modules, has developed an assembly method it calls a subhybrid/hybrid routine.

In this method, multiple small thin-film substrates are fabricated on a large (3-by-3-in.) substrate. The key chips of an overall hybrid circuit, such as a VLSI chip and a gate array, are wire-bonded to the small substrates (½-in. square), which have 3-mil conductors and spaces and deposited thin-film resistors. These subassemblies are tested and then scribed apart.

The smaller thin-film substrate is then mounted and wire-bonded onto a larger, multilayered thick-film substrate, which contains mainly passive components and an interconnection pattern. In essence, the subhybrid is the most difficult part of the overall hybrid. This mixed technique allows a manufacturer to integrate the best features of thick films (multilayering) and thin films (fine lines) into his hybrids.

Circuit Technology Inc., Farmingdale, N.Y., uses a similar approach in a special hybrid implementing a MIL-STD-1553B function. A custom VLSI chip designed by CTI is die- and wire-bonded to its own small, thin-film substrate, a sort of thin-film chip carrier, and this in turn is wire-bonded to a larger thick-film substrate that contains the rest of the circuit’s active and passive elements (Fig. 3).

Thin-film hybrids have certain disadvantages. First, they are more expensive to make. Second, until recently, multilayer thin films weren’t attainable because there was no sputterable dielectric material. However, over the past three to four years, Honeywell Inc., IBM Corp., and several Japanese firms have made experimental thin-film multilayered substrates with polyimide insulating layers.

This technique is now diffusing down to thin-film hybrid processing firms. Tektronix, for example, is already offering two-layer thin-film hybrids based on polyimide insulating layers and is actively working to extend this technique. Lockheed Electronics Co., Plainfield, N.J., has made experimental thin-film substrates with three conductive layers. This technique, which was first used in IC processing, bears further watching because it could allow thin-film hybrids to make even further inroads into the thick-film-hybrid market.

While thin-film technology looks to snare some of thick film’s market, a competitive technique—semiadditive electroplating of fine copper patterns—has arisen and is looking to cut into thin-film applications.

**COPPER-PLATED CERAMIC**

The process is called Ceraclad and is now going into production. It was developed by the PCK Technology Division of Kollmorgen Corp., Melville, N.Y. The Ceraclad process can put down 2-mil-wide pure copper traces (Fig. 4) on ceramic materials such as alumina, beryllia, aluminum nitride, and silicon carbide at a lower cost than that of a thin-film process. In addition, the process can produce 3- to 5-mil-diameter plated...
through-holes, allowing the equivalent of a two-sided thin-film hybrid.

The electroplated copper results in excellent thermal conductivity, necessary for good bonding or soldering, and a high electrical conductivity (low resistance). The pure metal surface gives a bonding strength equal to that of thin films and much higher than that of thick films. The process results in smooth vertical side walls on conductors, resulting in better signal propagation at high frequencies. Finally, the pure copper trace is extremely smooth and glass-free, which makes it a suitable low-loss conductor for microwave applications.

PCK uses a semiadditive plating process for patterning a Ceraclad substrate. First, the alumina substrate is activated with a special seeding material, and then a 0.1-mil flash pattern of electroless copper is put on. Next, a film photoresist is laminated onto the substrate, and the resist is imaged and developed. The exposed areas are then electroplated up, and the unwanted resist and copper flash are etched away.

Don Freed, general manager of the Ceramic Technology Group of PCK Technology, already sees the impact of Ceraclad in three areas. One is as a direct replacement for thin-film hybrids; the second is in chip carriers, particularly those requiring very fine line pitches; and the third is in microwave ICs. PCK has already licensed this process to six companies in Europe, Japan, and Australia, and is delivering products to 15 U.S. firms. One of the companies is RCA's Government Systems Division, which is evaluating the technique for a fine-line hybrid that has circuitry on both sides of a substrate interconnected with plated through-holes.

POWERED UP

Along with the surge in thin-film hybrids, the thick-film power hybrid area is also expanding. For example, Mel Spitz, vice president of marketing at Circuit Technology, estimates that 10% of his company's thick-film hybrids are now power hybrids. At ILC Data Device, a separate department with its own thick-film line has been set up for power hybrids. In fact, most hybrid firms are either investigating or starting to manufacture power hybrids.

The demand for power hybrids has been brought on mainly by two factors. The first is the military's push for miniaturization, which dictates that power amplifiers, voltage regulators, and all types of high-power analog circuitry be compressed into tiny packages. A second factor is that today's VHSIC and VLSI chips dissipate from 1 to 5 W apiece, and when many of these chips are jammed into a small substrate, a power hybrid results. A conventional hybrid might dissipate up to 5 W, while a power hybrid can dissipate more than 100 W. But the real difference between a power hybrid and a standard hybrid, according to Haim Taraseiskey, engineering manager for power hybrids at ILC Data Device, is the nonconventional assembly techniques needed to get good thermal conductivity out of the power hybrid.

HANDLING THE HEAT

For example, power hybrids usually have beryllia rather than alumina substrates because of beryllia's better thermal conductivity. Power hybrid packages must provide an efficient thermal transfer from the heat-generating semiconductors (typically power transistors, FETS, diodes, silicon controlled rectifiers, and so forth) to the system heat sink. Three packages are in general use: solid copper machined packages with soldered-in terminals; a Kovar ring frame with matched glass-to-metal sealed leads brazed to a molybdenum bed; and the second package with a beryllia substrate instead of the molybdenum bottom.

Special high-temperature solders are needed for attaching dice to the beryllia substrate and the substrate to the case. And to handle the large currents passing through a power hybrid, up to 25-mil wire must be bonded (requiring special bonders) rather than the 1- or 2-mil wire of a standard hybrid.

Power hybrids run the gamut from the very simple—such as four power MOS FETS (Fig. 5) in a bridge for a motor driver—to the complex—such as a unit for a three-phase brushless motor controller with a multilayer alumina substrate carrying the low-level circuitry plus three separate beryllium substrates for the power electron-
ics, each composed of a power MOS FET and a power Darlington. In the commercial field, cars and solid-state relays are full of power hybrids.

While some companies have been installing in-house hybrid facilities, other firms with well-established in-house expertise in hybrid fabrication decided to venture into the independent custom hybrid market. Among these were Tektronix, Lockheed Electronics, and Gordos at its Rogers, Ark., facility.

**HYBRID KNOW-HOW FOR SALE**

In 1984, Tektronix decided to go into the custom hybrid business, applying its many years of in-house experience on the many types of hybrids that had been designed and built for its oscilloscopes, instruments, and automatic test equipment. The Beaverton, Ore., company had a set of hybrid capabilities—an ability to manufacture thick films, thin films, and high-frequency and power hybrids. In addition, the company has a large CAD/CAE base that can both lay out a hybrid design and analyze its thermal parameters.

At first, Tektronix wanted to concentrate on commercial custom hybrids, but it could not ignore the large military market. The company is now doing some military work and is seeking Pentagon qualification for the latest military standard for hybrids—MIL-STD-1772. So far, only ILC Data Device and Teledyne Microelectronics have been certified.

In May 1986, Tektronix opened a multilayer cofired ceramic facility. A cofired substrate consists of sheets of green ceramic with circuit patterns screened on, formed into a monolithic block, and fired. This plant will produce cofired ceramic substrates for hybrid and IC packages. Tektronix is already producing a 264-lead chip carrier with a 20-mil pitch and a characteristic impedance of 50 Ω using a cofired substrate for a VHSIC subcontract.

Through its instrument design, Tektronix has made many electro-optical hybrids (those with electro-optical components such as light-emitting diodes, lasers, fiber-optic components, and so on) and is now pursuing this field at the point of setting up a separate organization for it. In fact, the company’s hybrid operation plans to make commercial-standard electro-optical products.

Lockheed Electronics, like Tektronix, has both a thick- and thin-film capability and a CAE facility based on an Applicon system, but its output is almost 100% military. Currently, 70% of its work is for Lockheed divisions, and 30% is for such outside firms as General Dynamics, Harris, and Raytheon. “Our aim is to get this ratio to 50:50,” says Joseph Iervolino, director of hybrid microelectronics. Like other companies serious about military hybrids, Lockheed is waiting to be certified for MIL-STD-1772.

Lockheed Electronics does both chip-and-wire and surface-mounted thick-film hybrids and has done many thin-film microwave circuits. An example of Lockheed’s design capability is a recent thick-film design for use aboard a military spacecraft. This hybrid successfully completed a test at –95°C. Special selection of thick-film materials and IC chips made this difficult task possible.

Back in the earthbound world, Lockheed Electronics recently reduced one customer’s circuitry for an Intel Corp. bubble-memory board from a 5-by-9-in. pc board to a 1-by-1-in. thick-film hybrid.

Not only the industry giants are following this trend. In June, Gordos Corp., a medium-size producer of relays, solid-state relays, and power I/O modules, decided to market its power hybrid capability because of the several-hundred-million-dollar potential of this particular hybrid market segment. Gordos has accumulated six years of experience on commercial/industrial thick-film solid-state relays and has recently hybridized its electromechanical power I/O modules used in industrial automation and control.

Because many other companies either already have extensive in-house thick- and thin-film facilities or are installing them for such specialized circuitry as the pin electronics of VLSI automatic test equipment, the ranks of custom hybrid suppliers should grow.
FIRST
WE WROTE
THE BOOK ON
ASIC DESIGN.
VLSI was developing silicon compilers for commercial applications back when ASIC was just a glimmer in your CRT. Our compiler family has already been proven in hundreds of designs.

We were the first to offer a whole lineup of industry-standard cells, megacells, and gate arrays.

And we pioneered high-integration ASIC.

Our library is filled with best sellers.

Looking for a way to shrink the size and costs of your existing 8086 and 8088 systems?

Our megacell library is filled with your old favorites: 68C45s, 82C50s, 82C88s, 82C54s, 82C37As, you name it.

We have the only megacells designed expressly as ASIC building blocks. So now, for the first time, you can build your own ASIC microprocessor support system on one chip. We let you integrate compilers, megacells, and standard cells to create systems that can rival custom designs in density. And since all our libraries are
defined in the same 2 \( \mu \) CMOS process, you not only get high performance, you can combine your choice of the elements in our library in one design.

Or if you're a 2901 fan, you can design your microprocessor system from the ground up by compiling it from 4-bits wide to 32-bits wide and combining it with RAM, ROM, PLA, and multiplier.

If you want the right ASIC solution, come to the only place that has them all: programmable logic, gate arrays, standard cells, megacells, silicon compilation, tools, and fab.

You can check out our library at the VLSI Design Center nearest you.

Or call VLSI at 800-535-1860.

(In California, call 800-862-1860.) Dept. 702. Or write to us at 1109 McKay Drive, San Jose, CA 95131 and ask for our brochure.

It's one book you won't be able to put down.

VLSI Technology, Inc.
Not just your basic ASIC.
EASY, RELIABLE SOLUTIONS TO YOUR DESIGN PROBLEMS

Design Engineers; Technicians; Supervisors: This book is for YOU!

CIRCUITS AND SOFTWARE FOR ELECTRONICS ENGINEERS can save you development time and money by giving access to stimulating, clever approaches that speed creative design concepts.

CIRCUITS AND SOFTWARE FOR ELECTRONICS ENGINEERS covers a vast array of design problems conveniently organized into 25 vital categories by function, including:

amplifiers, control circuits, instrument circuits, microprocessors and power supplies, plus software for computers and calculators.

CIRCUITS AND SOFTWARE FOR ELECTRONICS ENGINEERS contains hundreds of circuit schematics, block diagrams, waveforms and computer programs that have been proven to work and meet the highest standards of performance.

You'll find valuable and reliable information on a variety of design problems including:

• exploiting the full potential of an rf power transistor
• interfacing a 10-bit a-d converter with a 16-bit microprocessor
• operating instrumentation-meter drivers on a 2-V supply
• interfacing opto-isolated RS-232 to achieve high data rates
• enabling a processor to interact with peripherals using DMA
• a programmable source sets the voltage of E-PROMs
• a TI-59 program tracks satellites in elliptical orbits
• an interface program that links a-d chip with microprocessors

These creative, new ideas and approaches keep you on top of what's happening in the latest circuitry developments.

Focused strictly on design problems, CIRCUITS AND SOFTWARE FOR ELECTRONICS ENGINEERS delivers professional, innovative solutions for your most demanding projects.

This volume is essential to

• design appropriate circuitry to meet the most challenging specifications
• cut design time by adapting proven circuits and software to a wide range of applications
• save money and increase productivity by avoiding costly design errors.

So whether you are a design engineer, technician or supervisor—don't take the chance of being less than on top of the latest circuitry developments!

Before you tackle your next project, order this valuable resource today!

Use the coupon or send in your company purchase order.

Edited by Howard Bierman, Managing Editor, Technical—ELECTRONICS Magazine

Attn: ECC
McGraw-Hill House
Maidenhead, Berkshire SL6 2QL
England
(Tel. (0628) 23431; Telex 848640)

Send me ________ copy (copies) of CIRCUITS AND SOFTWARE FOR ELECTRONICS ENGINEERS for $19.95 each. U.S. residents please include local sales tax.

☐ Payment enclosed (postage & handling included)
☐ Bill me (postage, handling & tax will be added)

NOTE: All orders under $25 will be sent a pro-forma invoice requiring prepayment.

Name ____________________________________________
Company __________________________________________
Street Address ______________________________________
City __________________ State _______ Zip __________
Country __________________________________________

Bill to:

Please allow four to six weeks for delivery.

McGraw-Hill knows you will be satisfied, but if for some reason you're not, there is a ten-day money-back guarantee that applies to all books.

World Radio History

Electronics / August 7, 1986
Work-station vendors have an ambitious goal: a solids-modeling capability that lets designers zoom, pan, and rotate a color three-dimensional image with complete shading and illumination around all its axes in real time. One work station that comes closer to realizing this ambition than anything so far is Hewlett-Packard Co.'s new HP320SRX. HP's Fort Collins (Colo.) Systems Division designed a set of very large-scale integrated circuits that compute realistic 3-d images fast enough for the operator to manipulate them and see the results in less than a second.

Up to now, a graphics work station could not move such an image in real time. It could only move a wire-frame 3-d image in real time and then turn this skeleton into a shaded, colored 3-d image. Rendering the final image could take upwards of 60 seconds on some systems.

HP's 320SRX is a bundled work-station system that includes a general-purpose 16-MHz MC68020 32-bit central processing unit with an input/output expander, a 16-K-byte high-speed cache, a 16-MHz 68881 floating-point coprocessor, 4 mega-bytes of RAM, a high-speed IEEE-488 bus, direct-memory addressing, a local-area network, and a display with a 1,280-by-1,024-pixel monitor.

The new HP work station includes eight planes of frame-buffer memory and four overlay planes. Another 16, 24, or 32 planes of graphics memory can be added. It comes with the HP-UX operating system and associated graphics libraries.

To create a 3-d image on a cathode-ray tube, a designer uses a large set of graphics primitives. In drawing a car, for example, the designer uses a set of circles to draw a wheel and a hexagon to draw a lug nut. When he creates a graphics construct of a lug nut, he specifies that it is to be drawn five times at five different locations on the wheel. Likewise, he specifies that the completed image of the wheel is to appear four times in the larger image of the car.

There are many of these lower-level graphics primitives in the larger image of the car. Associated with each of these constructs is a transformation matrix. It contains 16 real numbers arranged in an array of four entries by four entries. These entries store the information required to transform the graphics data to fit the display device.

1. **UPSCALE.** HP has enhanced each stage in the graphics pipeline of the HP320SRX work station to handle 3-d graphics processing.

**NOW 3-D CAD IMAGES CAN BE MOVED IN REAL TIME**

At the heart of a new HP work station is a chip set that can compute realistic 3-d color images fast enough to manipulate them in less than a second.
2. FILLING IN. HP designed six VLSI chips to take care of most of the tasks required to create and manipulate a color 3-d CRT drawing. The six are the scan converter, the adder, the multiplier, the divider, the pixel cache, and the video-refresh shift register.

required to scale, rotate, translate, shear, and apply perspective to the individual graphics constructs. Any time the image is drawn or redrawn, each of these four-by-four matrices are transformed, and millions of mathematical calculations are required for each image displayed on the work station's CRT. In rotating the image of an automobile, for example, each step in the rotation represents a complete frame of data that must be calculated.

To display the image on the screen, the transform engine translates the display list, the collection of graphics constructs that define the image to be displayed, from the modeling coordinate system to the device coordinate system of the CRT. The transformation matrix for each graphics construct is scaled, rotated, and clipped to fit into the device coordinate system. Each graphics construct, such as a lug nut and a wheel, must be created and placed correctly relative to one another in the larger image.

HP's 320SRX work station is built on a traditional pipelined graphics architecture (Fig. 1). The four stages of this architecture—display-list traversal (interpretation), viewing transformation, scan conversion, and image display—are separated by dual-port memory, through which commands and data are passed. The dual-port memory allows each stage of the pipeline to operate independently to optimize performance.

HP's six custom VLSI chips are used in three of the four stages of the pipelined graphics architecture (Fig. 2). The most important of the new ICs is the scan converter, which can do the many high-speed calculations necessary to depict a solid image. The transformation engine has three custom ICs that speed through the arithmetic operations necessary to transform an image. The other custom chips are the pixel cache, which is part of the frame buffer, and a high-speed shift register.

"A key part of the new HP work station is a new custom n-MOS IC for scan conversion," says Warren Pratt, research and development manager of HP's Technical Work Station operation. "It provides high-speed conversion by solving simultaneous Bresenham algorithms on six axes. Conventional hardware implementations of the algo-
Named after IBM scientist J. E. Bresenham, the simple, line-drawing algorithm takes the two end-point values of a line and interpolates to find every pixel in between that must be lit to draw the line. It is well suited to hardware implementation because it avoids division or multiplication in interpolating between points on a line.

The scan converter must work with the output of the transform engine, which is an image defined entirely by end points. If one surface of an image being drawn resembles a quadrangle, say, the scan converter gets four end points defining its four vertices. It then connects the four points together. To shade the surface, the scan converter draws a set of closely spaced lines between end points of the surface. The process is analogous to the way that a pen plotter fills an area.

"In the HP implementation, the Bresenham algorithm has been extended," Pratt explains. "The scan converter accepts line and polygon information and not only interpolates the X-Y-Z coordinates for each pixel but also calculates the red, green, and blue values for each pixel. Computations on all six axes are done in parallel to allow the work station to produce smoothly shaded polygons with Z data for hidden-surface removal at a data rate up to 16 million pixels per second. Convex or concave polygons with up to 255 sides (including holes) can be rendered by the VLSI scan converter."

When the six axes are active, the scan converter performs over 300 million additions per second. To achieve such performance, it is implemented in HP's proprietary n-MOS III 1-um technology. "The chip provides a 15-times performance improvement over a discrete implementation and orders-of-magnitude performance improvement over a general-purpose processor," Pratt says.

Also part of scan conversion, the Z unit uses a Z-buffer algorithm to remove hidden surfaces. It examines the Z-axis value—the depth of a 3-d image—and compares it with the value of adjacent pixels. If the new value is greater than the adjacent values—indicating the current pixel is located behind the adjacent pixels, the hardware does not compute the value but rather discards the pixel—that is, it removes a hidden surface. Hardware Z buffers offer several advantages. First, polygons can be rendered in any order, eliminating the need for time-consuming depth sorts that arrange pixels in order of their depth on the CRT screen. In addition, "there is a no restriction on the complexity of a scene, as the depth comparison is done in the coordinate system of the CRT screen," says Pratt. "Complex or intersecting polygons are handled no differently than other objects. Finally, performance is kept at a maximum even as the number of objects in the scene increases." The computation associated with Z-buffer hidden-surface removal increases linearly in the worst case because the size of the image space—the number of pixels that can be displayed on the CRT—is fixed.

In the transform engine, a set of three custom ICs performs addition and subtraction, multiplication, and division. The chip set provides substanti-
infinite light sources may be defined either as white or colored lights. Up to seven positional sources of light may be defined. Light calculations include ambient illumination, diffuse reflections, and positional sources with distance and spotlight effects."

Adding light-source information to the endpoint data produced by the transform engine is a matter of calculating the intensity of color for a given end point—assuming a light source placed at some point around the object. When light sources are added to the image, the image initially contained in the display list in the modeling coordinate system is transformed into the world coordinate system.

CONVERTING COORDINATES

Converting to the world coordinate system entails fixing a point relative to the image at which a light source can be located: five feet above the object, for instance, or a foot below. In this way, the transform engine’s lighting algorithm can calculate the intensity of each pixel relative to that light source. These end points with light-intensity data embedded are then passed to the scan converter, which interpolates intermediate pixels and resulting color using the light-intensity data.

Another function of the transform engine is back-facing polygon culling. It examines an object, such as a cube that has three faces showing and the others hidden. The unseen faces are culled or discarded and their associated end-point data is not sent to the scan converter. "By quickly eliminating many of the completely hidden polygons in a scene, this back-face cull improves throughput of the pipeline," Pratt explains.

Another chip built for the work station is a semicustom CMOS IC called the pixel cache, part of the image-display stage of the pipelined architecture. Implemented in HP’s 1.6-µm CMOS technology, the chip is the primary data manipulator for the work station’s frame buffer. A pixel cache functions in the same way that a memory cache does in traditional computers. In the HP320SRX, it balances the bandwidth between the high-speed scan converter and the slower frame buffer. "Data leaving the scan converter accesses the pixel cache at a 16-ns access rate," says Pratt. "By contrast, the frame buffer has a much longer 360-ns access rate."

A feature of the frame buffer is double buffering, which enables the designer to produce realistic animation sequences. Applications may display one portion of the frame buffer while the other portion is being updated. When the updating is completed, the buffers’ roles are reversed. The picture appears to be updated instantaneously.

The final custom chip is a 108-MHz video shift register, also fabricated in the HP 1.6-µm CMOS technology. It serializes incoming pixel data from the frame buffer and produces a video bit stream for the color map subsystem.

Taken together, these chips raise the performance standard for solids-modeling applications. They also help keep the cost of the HP 320SRX work station down to the level of systems that can manipulate only wire-frame 3-d images.

HOW CUSTOM ICs GOT HP INTO HIGH-PERFORMANCE GRAPHICS

When Hewlett Packard Co. formed a design team to investigate work-station architectures in 1984, it was looking for a route it could take to enter the high-performance graphics business. "The team’s goal was to push HP into the forefront of the marketplace," says Warren Pratt, research and development manager of HP’s Technical Work Station operation in Fort Collins, Colo.

The team, under Pratt’s direction, soon decided that the most glaring deficiency in current work stations was their inability to move solid 3-d models in real time. Most of HP’s competitors were using floating-point data-path chips to do the image creation and manipulation, and they weren’t fast enough for real-time work. Others were developing custom chips, but they were not achieving significant speed hikes.

HP decided to build its own set of integrated circuits that would speed up the pipeline in the graphics work-station architecture. The chip set would give the new HP work station a speed advantage over work stations using off-the-shelf components. In addition, HP could compete against work-station makers with their own chips by coming out with a next-generation set of ICs.

Of the six chips that provide the work station with its high performance, the multiplier, divider, adder, and scan converter were fabricated in the company 1-µm n-MOS process. "We expect to convert this to a CMOS process in time," Pratt says. The other two chips, a pixel cache and video shift register, were implemented in 1.6-µm CMOS.

HP did the work station design in 17 months. "The product definition was refined over time, but the schedule didn’t change," says Pratt. "What contributed to the rapid product development was the use of HP’s own CAE DesignCenter tools in building the six proprietary chips and pc boards for the system.

"There were 60 people associated with getting this product to market on time," he says. "It’s an HP tradition that when we develop new products, we try to make a contribution to the technology. In this product, with its large improvement in performance over what currently exists, we think we have kept faith with this tradition."

WARREN C. PRATT

make a contribution to the technology.

Electronics/August 7, 1986
If you have not had a trial subscription in the last two years, we invite you now to...

**RECEIVE VALUE LINE FOR ONLY $55**

This Special Introductory Trial offer brings you the COMPLETE Value Line Survey for 10 weeks at a 34% saving. And it’s tax-deductible.

**You will receive:**

- two strong binders in which are already filed the most recent full-page reports on each of 1700 stocks regularly covered by The Value Line Investment Survey.

- all new full-page stock reports to be issued in the next ten weeks (about 130 new reports each week)—updating and replacing the original reports in your binder.

- the next ten editions of Selection & Opinion, presenting Value Line’s current view of the stock market and the economy, plus specific stocks to consider now.

- and as a bonus the Subscriber’s Guide by Arnold Bernhard, Value Line’s Research Chairman—explains how you can apply thousands of hours of professional research by our 100-strong staff to your own portfolio by focusing on only two unequivocal Value Line ranks—one for timeliness (performance in the next twelve months)—one for safety.

We believe Value Line offers the biggest return for the smallest investment in time. In 10 minutes, the Value Line will give you on one page more useful information about a company’s past performance, current status and future prospects than any other published source we know of.

**Money Back Guarantee**

If you find that The Value Line Service is not all that you expected it to be, you may return the material we send you within 30 days for a full refund of your fee.

Call toll free (24 hrs. a day 7 days a week) Ext. #281 1-800-633-2252 Master Card, American Express or Visa

THE VALUE LINE INVESTMENT SURVEY

711 Third Ave., New York, N.Y. 10017

INTRODUCTORY OFFER

☐ Begin my 10-week trial subscription for $55 to The Value Line Survey (limited once to any household every two years) and send me these two bonuses:

1. the Subscriber’s Guide
2. two strong binders with the most recent full page reports on all 1700 stocks.

ONE YEAR SUBSCRIPTION

☐ Begin my 1-year (52 issues) subscription for $425 and send me these two bonuses:

1. the Subscriber’s Guide
2. two strong binders with the most recent full page reports on all 1700 stocks.
3. a pocket-size CREDIT CARD LCD CALCULATOR

There are no restrictions with this annual subscription.

☐ My payment is enclosed.

Please charge to: ☐ American Exp. ☐ MasterCard ☐ Visa

Account #:    Expiration Date:

This subscription is tax-deductible and non-assignable.

(N.Y. residents add sales tax.) Foreign rates upon request. Allow 4 weeks for delivery.

Signature: ____________________________________________

Name: ________________________________________________

Address: ______________________________________________

City: __________________ State: __________________ Zip: __________

Electronic/August 7, 1986
Sun is one of the hottest names in workstations. But there are times when even a network of the best workstations can't take the heat. Not Sun. Not Apollo. Not PC/AT.

Like when your network is jammed with users sharing a single database. Or when a single workstation gets overloaded with work. Or when you have so many users, multiple workstations are just too expensive and too hard to handle.

**THE PRACTICAL PARALLEL WILL MAKE YOUR SUN SHINE AGAIN.**

Sequent's family of parallel computers lets you offload some of the users or data intensive applications that are causing network congestion.

With up to 21 MIPS in a single box and dynamic load balancing, your system never slows down. Even during peak hours.

And it's easy to add more users because you can instantly add more power. In whatever increments your workload demands.

Naturally, the Practical Parallel runs UNIX® 4.2 bsd and System V concurrently. So it runs a ton of software for any UNIX application.

And Sequent gives you all the software you need to talk to your favorite workstation. Ethernet™ with TCP/IP. NFS™ distributed file system. Even software that lets you turn your PC into a windowed UNIX workstation.

The Practical Parallel has a proven MTBF of over 11,000 hours. That's more than a year without failure.

And thanks to our parallel architecture and automatic reconfiguration, even if your system does fail, you should be able to bring it right back up again.

Okay, we know all this is hard to believe.

But Siemens and MCC and Argonne National Laboratories and the University of Texas and dozens of other major companies already have Sequent systems up and running at over 80 sites around the country.

For your copy of our 1986 multiuser benchmark report, call 800/854-0428 or write to us at 15450 S.W. Koll Pkwy., Beaverton, Oregon 97006-6063.

And let your workstations shine again.
EASY, RELIABLE SOLUTIONS TO YOUR DESIGN PROBLEMS

Focused strictly on design problems, CIRCUITS AND SOFTWARE FOR ELECTRONICS ENGINEERS delivers professional, innovative solutions for your most demanding projects.

CIRCUITS AND SOFTWARE FOR ELECTRONICS ENGINEERS covers a vast array of design problems conveniently organized into 25 vital categories by function.

CIRCUITS AND SOFTWARE FOR ELECTRONICS ENGINEERS contains hundreds of circuit schematics and computer programs that have been proven to work and meet the highest standards of performance.

These creative, new ideas and approaches keep you on top of what's happening in the latest circuitry developments.

So whether you are a design engineer, technician or supervisor—don't take the chance of being less than on top of the latest circuitry developments! Order your copy today!

Before you tackle your next project, order this valuable resource today!

Use the coupon or send in your company purchase order.

What is a Best Western?

"My home office wherever I travel."

The right place at the right price.

Make reservations at any Best Western, see your travel agent, or call toll-free 1-800-528-1234

The biggest improvement in 40 years has made U.S. Savings Bonds an ideal investment.

A variable interest rate lets you share in rates offered by today's securities market. No limit on how much you might earn.

What makes this improved Bond ideal is that you're protected by a guaranteed minimum. And if the Bond is held to maturity, you'll double your money.

Take another look at this opportunity without risk.

McGraw-Hill knows you will be satisfied, but if for some reason you're not, there is a ten-day money-back guarantee that applies on all books.
PASSIVE COMPONENTS

Electronics SPECIAL ADVERTISING SECTION
Surface mounting makes gains in a so-so market

By the second half of the year, U.S. consumption of passive components should be on the upswing once again. The 26% jump in consumption of passives in 1984 was not the start of a trend. In 1985, the sector took a nosedive as equipment manufacturers worked off swollen inventories, and the year ended with a meager 2% growth. Through the rest of this year, however, the market should come alive as customer orders start coming in. At the same time, prices should rise as lead times for deliveries stretch out and systems makers clamor for parts.

**Mostly good news**

Sales of relays, switches, connectors and integrated-circuit sockets, capacitors, and resistors all will increase this year over 1985, according to market researcher Gnostic Concepts Inc., San Mateo, Calif. Connectors and IC sockets along with capacitors are the best bets for growth in the category this year and next. Overall, passive electromechanical components, including printed-circuit boards, will climb from $11.6 billion in 1985 to $12.3 billion this year and will move up to $13.4 billion in 1987. PC boards will come in at almost $4.3 billion this year, says Gnostic Concepts.

One of the real bright spots is surface-mounted devices. Market projections by Electronic Trends, a Cupertino, Calif., market researcher, indicate that more than 41% of all passive components will be in the form of SMDs by 1990. An Electronic Trends study also projects that by 1990 more...

---

**Yugoslavia’s Iskra introduces two families of metalized capacitors**

Iskra Electronics Inc., a Yugoslavian electronics manufacturer whose U.S. headquarters is in Farmingdale, N.Y., has added two new families of capacitors to its product line—metalized polyester-foil capacitors and metalized radio-interference capacitors.

The radial-type metalized polyester-foil capacitors come in a wide range of sizes with lead spacing down to 5 mm. The KEU 1943, a capacitor with 5-mm spacing, is designed for manual or automatic insertion. It comes in a capacitance range of 0.001 µF to 1 µF, 50 V, 63 V, 100 V dc, or 30 V, 40 V, or 63 V ac. Its temperature range is -55°C to +100°C, and its case material is self-extinguishing, in accordance with UL 94 U-O.

Iskra’s metalized radio-interference capacitors—KNB 1530, 1531, 1532, and 1533—have a dielectric of metalized polypropylene foil with self-healing properties at puncture. For protection against climatic and mechanical influences, the very low-inductance capacitor winding is enclosed in a self-extinguishing thermoplastic case that is sealed with an artificial resin.

The devices recently were approved for UL 1283 filter applications. UL 1414 approval is pending. They comply with VDE 565-1 for Class X2 suppression capacitors. The capacitors are available with different lead lengths and types of connecting terminals for printed-circuit boards and other applications. Typical targets for these capacitors include switched-mode power supplies, clock generators, thyristors, commutator motors, and various electronic ignition systems.

Iskra, a $2 billion concern with 13 divisions and over 80 plant locations in Ecuador, Switzerland, Turkey, and Yugoslavia, maintains a warehouse in Farmingdale and a branch office in Santa Clara, Calif. It produces a wide range of products, including resistors (metal- and carbon-film resistors, chips, precision resistors, networks, trimmerpots), rectifier diodes, bridges, and custom-designed microelectronics. Five of its production facilities manufacture capacitors. The company also produces telecommunication, computer, electro-optic, electromechanical, and test equipment as well as consumer products.
THIS IS THE WAY IT'S DONE!

CLASS 65 LOW PROFILE RELAY
Immersion Proof
Flat Pak or Upright Mounting
Contacts: 10 AMPS @ 250 VAC, SPDT
Standard control voltages of 5, 6, 12, 48 VDC.
16 Different Models are IN STOCK for Immediate Delivery.
Write for your FREE RELAY CATALOG.

MagneCraft
1910 Techny Road • Northbrook, Illinois 60062
312 • 564-8800 • TWX-910-221-0122

Circle 156 on reader service card

RELAYS... Designed for tomorrow's needs... Today!

CLASS 389
20 AND 50 AMP POWER RELAY
Designed to switch larger contact loads
• Contact Combinations: Contacts are available with 1, 2 or 3 poles.
• Class B (130°C) insulation
• Terminals: 1/4" quick-connect or printed circuit types
22 different models IN STOCK for immediate delivery.
Write for your FREE RELAY BROCHURE

MagneCraft
1910 Techny Road • Northbrook, Illinois 60062
312 • 564-8800 • TWX-910-221-0122

Circle 155 on reader service card

MAGNECRAFT SOLID STATE RELAYS
• Output current ratings 2 to 40 amps
• A.C. and D.C. Input
• Zero voltage switching
• Opto isolation between input and output
• P.C. terminals and screw terminals
• Matching heat sinks
19 different models IN STOCK for immediate delivery.
Write for your FREE RELAY CATALOG.

MagneCraft
1910 Techny Road • Northbrook, Illinois 60062
312 • 564-8800 • TWX-910-221-0122

Circle 157 on reader service card

Travel the MAGNECRAFT Highway to Reed Relay Dependability

MagneCraft Reed Relays are all specially designed to withstand today's printed circuit board environment.

1910 Techny Road • Northbrook, Illinois 60062
312 • 564-8800 • TWX-910-221-0122

Circle 107 on reader service card
Amp packages surface-mounted connectors for robotic handling

While some component market segments have been slow to grow, surface-mounted connectors continue to gain in sales—encouraging news for manufacturers such as Amp Inc. The Harrisburg, Pa., company, which has been researching surface-mount technology for several years, recently developed new connector and packaging techniques for use with robotic and other advanced handling systems. In fact, each of its 17 operating divisions has an active surface-mount program supported by Amp’s Technology Division.

Beneath the company’s efforts is the belief that robotics is one of the keys to cost-effective surface mounting. Thus its surface-mount devices have locating and orienting features along with features to ensure proper gripper manipulation and integration with other components and subsystems. They are packaged and shipped in reels, trays, or tubes designed to properly feed robotic work stations. Indeed, Amp’s stress on the importance of robotic packaging goes further: it has many products that are not surface-mountable yet are designed for robotic application.

Among Amp’s newest surface-mountable products designed and packaged for robotic handling are its Amplimite subminiature D connectors. Available with tin-plated steel shells in sizes 1 through 4 with 9, 15, 25, or 37 contacts, these right-angle plugs and receptacle connectors have mechanical hold-down features to accurately secure the temperature-resistant housing in place; the tin-plated leads solder to the printed-circuit-board pads in a single row for easy visual inspection.

Amplimite connectors are suitable for front-to-back, side, or top gripping. They come in single tubes, multitrack tubes, and multitrack trays or on tape. Amp also has robot feeders and grippers.

In addition, the company is offering Ampmodu double-row headers for surface mounting in board-to-board and wire-to-board applications. These connectors have locating features for robotic handling. They are compatible with standard dual-row, 0.025-in.² post connectors on 0.100-in. centerlines and range in size up to 60 contact positions. Because the structure is compliant, it can withstand stress at the solder joint.

Both the shrouded and unshrouded versions of the headers have mechanical hold-down features to secure the connector in position before solder reflow. All materials are compatible with infrared and vapor-phase reflow soldering, according to the company.
Is Iskra a better source for components?

You be the judge.

Examine the evidence: Iskra's quality is tops. Just ask the leading OEM's who've sentenced our products to a life of hard labor.

Delivery? Our speedy, personalized service can bail you out of any jam. Pricing? Ours is so competitive it should be outlawed.

Prove it for yourself. Send for Exhibit A, our price list and catalog of capacitors, ferrites, magnets, meters, potentiometers, relays, resistors, semiconductors, SMD chip devices, varistors and wound components. Or call toll-free 1-800-862-2101. In NY, call (516) 753-0400.

Iskra is a better source for all your components. Give us a fair trial, and we'll prove it.

Exhibit A
Let me examine the facts. Send me Iskra's free catalog and price list.

NAME
COMPANY
ADDRESS
CITY STATE ZIP
PHONE

Mail to: Iskra Electronics, Inc.
222 Sherwood Avenue
Farmingdale, NY 11735
How AMP adds depth to technologies expand—and pay off—when they get in-depth support.

Many popular AMP connectors and sockets are already available in surface-mount styles. With more being developed every day. The depth? In the design, and in the usual for us—the technological backing to make a product both practical and affordable.

For instance, many of our SURMOUNT products are designed for flexible automation. Robotic systems offer fast production changeover via programming control. And we offer what you need to make it work: feeder and positioning equipment, and a variety of compatible packages, from tape and single tubes to stacking, multi-track trays.

All SURMOUNT products are in tested materials, naturally. Plastics and platings developed to withstand the process conditions of surface mounting. Because the technology is developing,
some areas of product specification are still flexible. For example, solder leg design and specific platings are finalized in conjunction with the paste thickness you use, or time in reflow.

In fact, our “confidential early involvement” programs are a key measure of the support we offer. And especially important when the technology is itself new.

Chances are AMP can contribute a great deal. Dedicated staff and facilities for development of surface-mount products mean we’re already involved in most industries where they’re now being used, or considered.

Write AMP Incorporated, Harrisburg, PA 17105-3608 and ask for our SURMOUNT Products Guide and Robotic Application Tooling brochure. Or call (717) 780-4400 and ask for the SMT Information desk.
Finally.
A breaker handsome enough to mount on your panel.

New VisiRocker® On/Off Switching and Circuit Protection.

Get the convenience of over-current protection and on/off switching in one attractive package. Unique two-color actuator can be specified to indicate “tripped” mode or “on” mode. Various molded-in legends are available. High quality alloys and efficient arc suppression keep contact resistance low and service life high.

Available up to 3 poles with one actuator. Delay curves range from instantaneous to long, including high inrush. U/L recognized, CSA certified, with ratings up to 50 amps.

For a free VisiRocker sample, send us your specs and a description of your application on your letterhead. Or call for the location of your nearest distributor or sales representative. Carlingswitch, Inc., 60 Johnson Ave., Plainville, CT 06062-1156. (203) 793-9281.

CARLINGSWITCH INNOVATION BY DESIGN
SPECIAL ADVERTISING SECTION

impetus: the ongoing trend toward denser packaging of electronic systems, which requires that components be soldered directly onto board surfaces. This trend has encouraged the miniaturization of components. And surface mounting also offers improved reliability, greater device integration, and better compatibility with automatic placement equipment—mainly robotic. Along with all its merits, surface mounting has several unresolved problems, including the lack of test methods for SMDs and the questionable reliability of multicontact connectors. Standardization is another issue: the lack of standards for surface-mount resistors and other parts could slow the development of the technology. But efforts are under way to get surface-mounting standards in force, led by the Electronic Industries Association and the Institute for Interconnecting & Packaging Electronic Circuits, which recently cosponsored a

Detoronics brings out glass-sealed connectors

Detoronics Corp.'s new DTIH series of integral glass-sealed hermetic miniature connectors was designed originally for military applications, because the hermetic seal created by glass to metal forges a bond with a high sealing integrity that will maintain rated electrical characteristics through continuous exposure to thermal and mechanical shock. Now the devices, which come in several insert arrangements, are finding uses in other areas, says Richard Baroda, president of the South El Monte, Calif., company.

"The connectors are designed for applications requiring a vacuum, inert gas, or controlled pressure to eliminate adverse effects created by atmospheric changes," such as in instrumentation, missile control, and aircraft, he explains. Baroda says the company is aggressively marketing the glass-sealed connectors for industrial and medical applications, in which they are likely to be exposed to chemicals and other harsh environmental conditions.

One new application is robotics, where the devices' ability to withstand both vibration and thermal shock makes them particularly useful. In addition, Detoronics is developing a single-pin version of the connector for use in the high-heat areas of automobiles.

Magnecraft adds to miniature and microminiature relay lines

Magnecraft Electric Co.'s lines of miniature and microminiature power relays are getting bigger. New are a Class 7 microminiature industrial-grade and a redesigned Class 65 low-profile pc-board power relay that can be cleaned by immersion.

The Class 7 device, which is the Northbrook, Ill. company's smallest two-pole microminiature high-reliability relay, has a mechanical life expectancy of over 100 million operations. It is rated for low-level to 2-A switching. Because it requires only 0.155 in.² of space on the circuit board, a mounting density of more than six relays per square inch is possible.

The Class 65 miniature relay handles standard control voltages of 5, 6, 12, 23, and 48 V dc. It has low coil power for high-current switching and is available in both horizontal and vertical styles. It also has 0.1 grid terminals. Typical applications for this relay are heating systems, automotive and consumer electronics, process control, communications, and data processing.

Also new from the company is a Class 236 voltage-sensing relay, which has received UL recognition at 481 V ac without transformers. The unit has independent adjustments for pull in and hysteresis, with pickup adjustable from 75% to 115% of nominal voltage and hysteresis adjustable from 75% to 98% of pickup. This range enables the relay to be used as either an overvoltage or undervoltage sensor.
of total capacitor sales in the U.S. in 1984, but they could reach 35% by 1989. Gnostic Concepts says that four major equipment producers—Delco, Northern Telecom, Motorola, and AT&T Technologies—consumed close to 800 million chip capacitors last year, and their needs could top 1.5 billion this year. The military market for capacitors also remains strong.

**Consumption up**

For connectors, U.S. production was down by 3% last year, but *Electronics'* 1986 market survey found that consumption was up close to 8%. The fact that many major users relied on their inventories last year cut significantly into connector manufacturers' sales. Now that inventories are down, production this year is expected to grow at a reasonably healthy 13%, with much of that growth coming from sales to government/military customers. In fact, this year the government should become the largest consumer of connectors, edging out the computer industry for the first time. Military and government sales also have given switches a much-needed boost and helped switch pricing remain fairly stable. *Electronics*, in its market survey earlier this year, projected growth of U.S. consumption at only 2% this year over 1985, partly because of heavy competition from Japanese manufacturers. In an effort to get costs down, several switch makers have moved more of their production offshore and automated much of what's left of their domestic capacity. They have also targeted specific markets with improved designs. Also starting to move offshore are keyboard makers looking to keep their prices in line with foreign competitors. Others are diversifying into different types of input devices. The keyboard market that was spectacular in 1983 and '84 declined in 1985 by at least 10%, according to some sources. Fortunately for passive components as a category, most of 1986's news is good, with surface mounting having been instrumental in boosting what could have been a flat market. And now the technology is creating a new generation of passive components.

---

**FOR MORE INFORMATION**

**Amp Inc.**
Harrisburg, Pa. 17105-3608
(717) 780-4400
Circle 111

**Amphenol Corp.**
4300 Commerce Ct.
Lisle, Ill. 60532
(312) 983-3500
Circle 115

**Carlingswitch Inc.**
60 Johnson Ave.
Plainville, Conn. 06062
(203) 793-9281
Circle 112

**Detoronics Corp.**
10660 E. Rush St.
P.O. Box 3805
South El Monte, Calif. 91733-3432
(818) 579-7130
Circle 116

**Iskra Electronics Inc.**
222 Sherwood Ave.
Farmingdale, N.Y. 11735
(516) 753-0400
Circle 109

**Magnecraft Electric Co.**
1910 Techny Rd.
Northbrook, Ill. 60062-5376
(312) 564-8800
Circle 107, 155, 156, 157

---

**Lower Your Assembly Costs**

Detoronics Hermetically Sealed Glass-to-Metal Connectors, versus other types, mean important "in-place" savings.

**No set-up time.** Connectors are ready for wire attachment.

**No solder damage. No pin loss replacement;** connectors have rigid pin retention.

**No connector replacement** due to heat damage or contamination. For more connector cost-saving facts contact us today. Detoronics Corp., 10660 E. Rush St. So. El Monte, CA 91733. Phone (818) 579-7130.

Detoronics Hermetically Sealed Glass-to-Metal Connectors.
The only electronics directory you need... 1986--'87 Electronics Buyers' Guide Coming in September

The 1986--'87 Electronics Buyers' Guide. Completely new listings of catalogs, new phone numbers, new addresses, new manufacturers, sales reps, and distributors! The total market in a book—three directories in one!

1. Directory of products. Over 4,000 products, over 5,000 manufacturers.


3. Directory of manufacturers. Local sales offices, reps, and distributors, with phone numbers. Number of employees and engineers, dollar volume, name of company contact.

The only book of its kind in the field.

If you haven't got it, you're not in the market.

To insure prompt delivery enclose your check now.

Price: $50 per copy
(Add $30 for air mail)

Send order with payment to:
Barbara Copcutt
Electronics Buyers' Guide
McGraw-Hill House
Maidenhead SL6 2QL, England
DATA GENERAL ASKS:
ARE YOUR ENGINEERS OPERATING AT A HANDICAP?

GIVE THEM TOTAL RESOURCE-SHARING WITH TEO.™
THE FIRST COMPLETE INTEGRATED ENGINEERING ENVIRONMENT.

Take the blinders off your engineering and development operations. With a systems solution that affordably integrates hardware, applications, advanced office automation and personal productivity tools in a shared environment.

Data General's Technical Electronic Office (TEO) integrates technical applications software with our industry-leading CEO* office automation. And our AOS/DVS™ distributed operating system allows you to tap all the power and responsiveness of your entire computing resources from each workstation.

It's just one of Data General's total solutions for industrial and business automation. A solution that lets engineering workstations, superminis and servers work together as a single resource.

Only Data General gives you AOS/DVS or your choice of enhanced UNIX™ environments on a full range of compatible processors, from our new DS/7000™ family of workstations to the new standard for superminis, the Data General MV/20000™. And our commitment to industry standards lets you integrate your current mainframes. Easily expand your network. And protect your investment.

Learn more about Data General's integrated solutions. Write Data General, 6300 So. Syracuse Way, Englewood, CO 80111. Or call 1-800-DATAGEN (in Canada call 1-800-268-5454).

Data General
a Generation ahead.

© 1986 Data General Corporation. Westboro, MA. CEO is a registered trademark and TEO, AOS/DVS, DS/7000 and MV/20000 are trademarks of Data General. UNIX is a trademark of AT&T Bell Laboratories.

Circle 120 on reader service card
PROBING THE NEWS

THE FAST STATIC RAM MOVES INTO THE MAINSTREAM

MORE IC MAKERS PICK IT AS TECHNOLOGY DRIVER FOR ADVANCED CMOS

by J. Robert Lineback

All of a sudden, chip makers around the world are paying heightened attention to fast static CMOS random-access memories, not long ago considered a minor niche in the memory market. Some 20 producers of integrated circuits now have moved into fast SRAMs and the pace of new-product introductions is picking up.

The players are lured in part by the relative stability of prices in high-performance memory chips, which so far have escaped the devastating price wars of the dynamic-RAM business. But even more important for the long term, the SRAM has become the chip of choice for many IC houses to drive advanced CMOS technology.

Along with its initial advantage of stingy power consumption, CMOS has become lightning-fast and threatens to displace entrenched technologies such as n-MOS and bipolar almost across the board as densities increase. Speed and application-specific features now figure as crucial elements for survival in SRAM markets, where prices for slower parts have started to slide and overpopulation almost surely will force a painful price war.

“We are all using SRAMs as a logical place for product differentiation,” says Bob Johnson, vice president of National Semiconductor Corp.'s MOS Memory Group, Salt Lake City, Utah. “In this case, speed is the differentiation.”

PAYOFF FOR SPEED. Indeed, each new step up in access speeds is likely to be profitable for early suppliers, says analyst Susan Scibetta of Dataquest Inc., the San Jose, Calif., market researcher. “The driver of this market is how fast you can access the data.”

Already, fast 64-K CMOS SRAMs are nipping at the heels of bipolar SRAMs. New chips from such makers as Advanced Micro Devices, Motorola, and Hitachi as well as from such smaller houses as Lattice Semiconductor and Performance Semiconductor (see chart, p. 122) have pushed maximum access times well below the 30-ns mark. Some designs will outdo 20 ns with further submicron process enhancements in the coming year. What's more, early prototypes of 256-K chips are already clocking in at 25 ns and 35 ns.

And a few CMOS proponents now believe the technology can eventually match the 5-ns access speeds of today's emitter-coupled logic. Many more predict the marriage of advanced CMOS with bipolar to achieve fast BICMOS megabit SRAMs.

The market for such devices, though still small, appears to be expanding. Dataquest says that fast SRAMs — those sporting access times of 70 ns or less — occupy a niche that's been growing while other MOS memory segments have not. In recession-hit 1985, the company says, shipments of fast SRAMs rose 3%, to $365 million, compared with a plunge of 39% for all MOS memories, whose shipments totaled $1.8 billion. Dataquest says sales of fast SRAMs will grow to $400 million in 1986, while slow static memories will continue their slide, dipping another 5% this year, to $515 million.

The new emphasis on fast CMOS statics is partly a reaction to the tribulations in dynamic-RAM markets that resulted from overcapacity in the early 1980s. Until the recent industry downturn, DRAMs were solidly seated as the IC process driver at many leading chip houses. But promotion of SRAMs to the top of the technology pecking order may also have inherent technical advantages.

CMOS SRAMs, made with either four- or six-transistor storage cells, entail double-level metal processes and therefore are a natural learning vehicle for future CMOS technologies, which are becoming necessary for high-performance microprocessors. In addition, some SRAM proponents contend, DRAMs appear headed outside the technology mainstream, since they need special structures — such as trenched storage capacitors — to reach beyond megabit chip densities.

“Let's hope there is a good demand for all these fast statics,” cautions Johnson at National Semiconductor. National is gearing up to join the quickening race for fast CMOS SRAMs with a new 37-ns 64-K chip design. It scrubbed a 150-ns
part last year because of falling prices for slower parts.

"Obviously, a lot of people are migrating to statics now to get away from DRAMs," Johnson says. "Everyone hoped there wouldn't be that many competitors. I'm not sure it is turning out that way."

The ongoing push to raise the speed of SRAMs is opening up new markets, moreover. Anticipating much lower prices, some major personal computer makers, such as IBM Corp., plan to use high-density SRAMs in their upcoming machines instead of cheaper but slower DRAMs. Fast CMOS SRAMs are also speeding their way into new sockets in side engineering work stations, parallel-processing scientific computers, and high-resolution graphics subsystems.

NEW ARCHITECTURE. The new market potentials and process spinoffs of fast CMOS SRAMs have drawn Motorola Inc. into the fray. Motorola is introducing a series of fast CMOS statics using a new block-oriented architecture with short bit lines and local operational amplifiers (see p. E81).

"We took some risks in playing the technology leapfrog game," admits Curt Wyman, Motorola's marketing manager for CMOS SRAMs in Austin, Texas. In addition to the new block architecture, Motorola developed a double-level metal CMOS process featuring transistors with 1.5-µm drawn channel lengths. The result is 25-ns access times on its 64-K parts scheduled to go into production this month, and likely the same speeds at the 256-K density. "The message there is that at the 64-K level you don't just shrink the geometries to get 25 ns," says Wyman.

The speed battle is pushing many SRAM makers toward the marriage of fast bipolar with CMOS. Many suppliers believe the trend could make SRAMs the process driver for BiCMOS or BiCMOS hybrid technologies.

"We believe that CMOS, by itself, will be limited in the next two to three years in achieving the speeds and densities," says Raj Patel, product marketing manager for Integrated Device Technology Inc., Santa Clara, Calif. "The combination of bipolar and CMOS is certainly a possibility." IDT is now shipping 25-ns 64-K SRAMs using four transistor cells and, like many competing parts, made from a mixture of n-channel arrays with CMOS peripheral circuits.

Another company shipping in volume is Hitachi Ltd., whose 25-ns 64-K by-1-bit SRAMs are made from its 2-µm Hi-BiCMOS process. The Tokyo company is also offering samples of a 16-K by-4-bit Hi-BiCMOS chip.

Fujitsu Ltd., Tokyo, says it plans to introduce a new 64-K by-1-bit BiCMOS part that will achieve 15- to 20-ns speeds. In Cupertino, Calif., a startup called Saratoga Semiconductor Corp. recently announced 10-ns 4-K chips; they are ECL SRAMs made with full CMOS six-transistor cells. The 2-µm process-called SABIC—will be used to produce 15- to 20-ns 16-K SRAMs as well.

But some competitors warn that schemes to marry bipolar and CMOS may be a little premature. Among them is Thomas A. Longo, whose Performance Semiconductor Corp., Sunnyvale, Calif., upped the speed ante in the 64-K race to 20 ns using a full CMOS technology. "I think BiCMOS is interesting, but I would prefer to do whatever I can in full CMOS, because it gives you the low-

<table>
<thead>
<tr>
<th>Company</th>
<th>Part</th>
<th>Technology(^1)</th>
<th>Cell(^2)</th>
<th>Speed (ns)</th>
<th>Power(^3) (mW)</th>
<th>Current status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Advanced</td>
<td>64-K</td>
<td>CMOS, n-MOS/1.2/double</td>
<td>4</td>
<td>25</td>
<td>715, 110</td>
<td>Shipping 3Q intro.</td>
</tr>
<tr>
<td>Micro Devices</td>
<td>256-K</td>
<td>10% shrink, but same gate size</td>
<td>4</td>
<td>35</td>
<td>NA</td>
<td></td>
</tr>
<tr>
<td>Cypress</td>
<td>64-K</td>
<td>CMOS, n-MOS/0.8/single</td>
<td>4</td>
<td>25</td>
<td>550, 220</td>
<td>3Q intro.</td>
</tr>
<tr>
<td>Fairchild</td>
<td>64-K</td>
<td>CMOS, n-MOS/1.5/single</td>
<td>4</td>
<td>45</td>
<td>385, 55</td>
<td>Shipping</td>
</tr>
<tr>
<td>Integrated</td>
<td>64-K</td>
<td>CMOS, n-MOS/1.2/single</td>
<td>4</td>
<td>45</td>
<td>550, 236</td>
<td>Samples 4Q</td>
</tr>
<tr>
<td>Device</td>
<td>256-K</td>
<td>CMOS, n-MOS/NA/single</td>
<td>4</td>
<td>45</td>
<td>NA</td>
<td></td>
</tr>
<tr>
<td>Technology</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Inmos</td>
<td>64-K</td>
<td>CMOS, n-MOS/1.5/single</td>
<td>4</td>
<td>35</td>
<td>440, 140</td>
<td>Shipping</td>
</tr>
<tr>
<td></td>
<td>256-K</td>
<td>CMOS, n-MOS/1.0/double</td>
<td>4</td>
<td>25</td>
<td>NA</td>
<td>Late 1986 intro.</td>
</tr>
<tr>
<td>Intel</td>
<td>16-K</td>
<td>CMOS/1.5/double</td>
<td>6</td>
<td>25</td>
<td>440, 55</td>
<td>Shipping</td>
</tr>
<tr>
<td>Harris</td>
<td>64-K</td>
<td>CMOS/2.0/single</td>
<td>6</td>
<td>150</td>
<td>110, 55</td>
<td>3Q intro.</td>
</tr>
<tr>
<td></td>
<td>64-K</td>
<td>CMOS/1.2/double</td>
<td>6</td>
<td>70</td>
<td>NA</td>
<td>Pilot production</td>
</tr>
<tr>
<td>Hitachi</td>
<td>64-K</td>
<td>CMOS/2.0/single</td>
<td>4</td>
<td>45</td>
<td>550, 165</td>
<td>Samples</td>
</tr>
<tr>
<td></td>
<td>64-K</td>
<td>CMOS/1.3/double</td>
<td>4</td>
<td>45</td>
<td>550, 165</td>
<td>Samples 3Q</td>
</tr>
<tr>
<td></td>
<td>256-K</td>
<td>CMOS/2.0/double</td>
<td>4</td>
<td>25</td>
<td>550, 50</td>
<td>Samples</td>
</tr>
<tr>
<td></td>
<td></td>
<td>NA</td>
<td>4</td>
<td>45</td>
<td>NA</td>
<td>1987 intro.</td>
</tr>
<tr>
<td>Lattice</td>
<td>64-K</td>
<td>CMOS/1.5/single</td>
<td>4</td>
<td>35</td>
<td>550, 75</td>
<td>Samples</td>
</tr>
<tr>
<td>Semiconductor</td>
<td>64-K</td>
<td>CMOS/1.0/single</td>
<td>4</td>
<td>25</td>
<td>450, 75</td>
<td>Samples 4Q</td>
</tr>
<tr>
<td></td>
<td>256-K</td>
<td>CMOS/1.0/double</td>
<td>4</td>
<td>20</td>
<td>450, 75</td>
<td>Samples Oct. 87</td>
</tr>
<tr>
<td>Mostek</td>
<td>16-K</td>
<td>CMOS/1.2/double</td>
<td>6</td>
<td>20</td>
<td>605, 55</td>
<td>Shipping</td>
</tr>
<tr>
<td></td>
<td>16-K</td>
<td>Same technology (with mask change)</td>
<td>6</td>
<td>25</td>
<td>303, 33</td>
<td>Shipping</td>
</tr>
<tr>
<td>Motorola</td>
<td>64-K</td>
<td>CMOS/1.5/double</td>
<td>4</td>
<td>25</td>
<td>110, 28</td>
<td>Samples 86</td>
</tr>
<tr>
<td></td>
<td>256-K</td>
<td>NA</td>
<td>4</td>
<td>25</td>
<td>NA</td>
<td>1987 intro.</td>
</tr>
<tr>
<td>National</td>
<td>64-K</td>
<td>CMOS/1.6/single</td>
<td>4</td>
<td>35</td>
<td>358, 110</td>
<td>Samples 3Q</td>
</tr>
<tr>
<td></td>
<td>256-K</td>
<td>Basically as above</td>
<td>4</td>
<td>55</td>
<td>NA</td>
<td>1987 intro.</td>
</tr>
<tr>
<td>NEC</td>
<td>64-K</td>
<td>CMOS/1.5/double</td>
<td>4</td>
<td>40</td>
<td>660, 11</td>
<td>Shipping</td>
</tr>
<tr>
<td>Performance</td>
<td>64-K</td>
<td>CMOS/1.2/double</td>
<td>6</td>
<td>20</td>
<td>550, 193</td>
<td>Production 8/86</td>
</tr>
<tr>
<td>Semiconductor</td>
<td>256-K</td>
<td>NA</td>
<td>6</td>
<td>20</td>
<td>NA</td>
<td>1987 intro.</td>
</tr>
<tr>
<td>RCA</td>
<td>64-K</td>
<td>CMOS/2.0/single</td>
<td>6</td>
<td>150</td>
<td>500, 225</td>
<td>Samples 9/86</td>
</tr>
<tr>
<td></td>
<td>256-K</td>
<td>CMOS/1.2/single</td>
<td>6</td>
<td>55</td>
<td>500, 325</td>
<td>Samples 9/86</td>
</tr>
<tr>
<td>Texas Instruments</td>
<td>16-K</td>
<td>CMOS/1.0/single</td>
<td>6</td>
<td>&lt;30</td>
<td>NA</td>
<td>1987 intro.</td>
</tr>
<tr>
<td></td>
<td>64-K</td>
<td>Same as 16-K</td>
<td>6</td>
<td>&lt;30</td>
<td>NA</td>
<td>1987 intro.</td>
</tr>
<tr>
<td></td>
<td>256-K</td>
<td>CMOS/NA/NA</td>
<td>6</td>
<td>&lt;30</td>
<td>NA</td>
<td>1987 intro.</td>
</tr>
<tr>
<td>Toshiba</td>
<td>64-K</td>
<td>CMOS/1.5/single</td>
<td>4</td>
<td>45</td>
<td>550, 55</td>
<td>Samples 9/86</td>
</tr>
<tr>
<td></td>
<td>64-K</td>
<td>CMOS/1.2/single</td>
<td>4</td>
<td>35</td>
<td>550, 55</td>
<td>Samples 9/86</td>
</tr>
<tr>
<td></td>
<td>256-K</td>
<td>NA</td>
<td>4</td>
<td>35</td>
<td>495, 110</td>
<td>Samples 9/86</td>
</tr>
<tr>
<td>Visic</td>
<td>64-K</td>
<td>CMOS/1.2/double</td>
<td>6</td>
<td>20-25</td>
<td>NA</td>
<td>1987 intro.</td>
</tr>
<tr>
<td></td>
<td>256-K</td>
<td>NA</td>
<td>6</td>
<td>25-35</td>
<td>NA</td>
<td>1987 intro.</td>
</tr>
<tr>
<td>Vitesse</td>
<td>64-K</td>
<td>CMS, n-MOS/1.5/double</td>
<td>4</td>
<td>45</td>
<td>660, 138</td>
<td>1987 intro.</td>
</tr>
<tr>
<td></td>
<td>256-K</td>
<td>Two versions/1.2/double</td>
<td>4</td>
<td>45</td>
<td>25</td>
<td>1Q intro.</td>
</tr>
</tbody>
</table>

1 Peripheral circuits, memory array/drawn gate length (um)/metalization
2 Number of transistors per cell
3 Active, standby (or 5.5 V supply with TTL inputs)

WHO’S DOING WHAT IN FAST STATIC RAMS

Electronics / August 7, 1986
THE FAST STATIC RAM MOVES INTO THE MAINSTREAM

MORE IC MAKERS PICK IT AS TECHNOLOGY DRIVER FOR ADVANCED CMOS

by J. Robert Lineback

All of a sudden, chip makers around the world are paying heightened attention to fast static CMOS random-access memories, not long ago considered a minor niche in the memory market. Some 20 producers of integrated circuits now have moved into fast SRAMs and the pace of new-product introductions is picking up.

The players are lured in part by the relative stability of prices in high-performance memory chips, which so far have escaped the devastating price wars of the dynamic-RAM business. But even more important for the long term, the SRAM has become the chip of choice for many IC houses to drive advanced CMOS technology.

Along with its initial advantage of stingy power consumption, CMOS has become lightning-fast and threatens to displace entrenched technologies such as nMOS and bipolar almost across the board as densities increase. Speed and application-specific features now figure as crucial elements for survival in SRAM markets, where prices for slower parts have started to slide and overpopulation almost surely will force a painful price war.

“We are all using SRAMs as a logical place for product differentiation,” says Bob Johnson, vice president of National Semiconductor Corp.’s MOS Memory Group, Salt Lake City, Utah. “In this case, speed is the differentiation.”

PAYOFF FOR SPEED. Indeed, each new step up in access speeds is likely to be profitable for early suppliers, says analyst Susan Scibetta of Dataquest Inc., the San Jose, Calif., market researcher. “The driver of this market is how fast you can access the data. So the price premium will belong to the company with products in the 25- or 15-ns range, while other [products] are slower.”

Already, fast 64-K CMOS SRAMs are nipping at the heels of bipolar SRAMs. New chips from such makers as Advanced Micro Devices, Motorola, and Hitachi as well as from such smaller houses as Lattice Semiconductor and Performance Semiconductor (see chart, p. 122) have pushed maximum access times well below the 30-ns mark. Some designs will outdo 20 ns with further submicron process enhancements in the coming year.

And a few CMOS proponents now believe the technology can eventually match the 5-ns access speeds of today’s emitter-coupled logic. Many more predict the marriage of advanced CMOS with bipolar to achieve fast BiMOS megabit SRAMs.

The market for such devices, though still small, appears to be expanding. Dataquest says that fast SRAMs—those sporting access times of 70 ns or less—occupy a niche that’s been growing while other MOS memory segments have not. In recession-vexed 1985, the company says, shipments of fast SRAMs rose 3%, to $365 million, compared with a plunge of 39% for all MOS memories, whose shipments totaled $1.8 billion. Dataquest says sales of fast SRAMs will grow to $400 million in 1986, while slow static memories will continue their slide, dipping another 5% this year, to $515 million.

The new emphasis on fast CMOS statics is partly a reaction to the tribulations in dynamic-RAM markets that resulted from overcapacity in the early 1980s. Until the recent industry downturn, DRAMs were solidly seated as the IC process driver at many leading chip houses. But promotion of SRAMs to the top of the technology pecking order may also have inherent technical advantages.

CMOS SRAMs, made with either four- or six-transistor storage cells, entail double-level metal processes and therefore are a natural learning vehicle for future CMOS technologies, which are becoming necessary for high-performance microprocessors. In addition, some SRAM proponents contend, DRAMs appear headed outside the technology mainstream, since they need special structures—such as trenched storage capacitors—to reach beyond megabit chip densities.

“Let’s hope there is a good demand for all these fast statics,” cautions Johnson at National Semiconductor. National is gearing up to join the quickening race for fast CMOS SRAMs with a new 35-ns 64-K chip design. It scrubbed a 150-ns...
part last year because of falling prices for slower parts.

"Obviously, a lot of people are migrating to statics now to get away from DRAMs," Johnson says. "Everyone had hoped there wouldn't be that many competitors. I'm not sure it is turning out that way."

The ongoing push to raise the speed of SRAMs is opening up new markets, moreover. Anticipating much lower prices, some major personal computer makers, such as IBM Corp., plan to use high-density SRAMs in their upcoming machines instead of cheaper but slower DRAMs. Fast CMOS SRAMs are also speeding their way into new sockets inside engineering work stations, parallel-processing scientific computers, and high-resolution graphics subsystems.

**NEW ARCHITECTURE.** The new market potentials and process spinoffs of fast CMOS SRAMs have drawn Motorola Inc. into the fray. Motorola is introducing a series of fast CMOS statics using a new block-oriented architecture with short bit lines and local operational amplifiers (see p. 81).

"We took some risks in playing the technology leapfrog game," admits Curt Wyman, Motorola's marketing manager for CMOS SRAMs in Austin, Texas. In addition to the new block architecture, Motorola developed a double-level metal CMOS process featuring transistors with 1.3-μm drawn channel lengths. The result is 25-ns access times in its 64-K parts scheduled to go into production this month, and likely the same speeds at the 256-K density. "The message there is that at the 64-K level you don't just shrink the geometries to get 25 ns," says Wyman.

The speed battle is pushing many SRAM makers toward the marriage of fast bipolar with CMOS. Many suppliers believe the trend could make SRAMs the process driver for BiCMOS or BiCMOS hybrid technologies.

"We believe that CMOS, by itself, will be limited in the next two to three years in achieving the speeds and densities," says Raj Patel, product marketing manager for Integrated Device Technology Inc., Santa Clara, Calif. "The combination of bipolar and CMOS is certainly a possibility." IDC is now shipping 25-ns 64-K SRAMs using four transistor cells and, like many competing parts, made from a mixture of n-channel arrays with CMOS peripheral circuits.

Another company shipping in volume is Hitachi Ltd., whose 25-ns 64-K-by-1-bit SRAMs are made from its 2-μm Hi-BiCMOS process. The Tokyo company is also offering samples of a 16-K-by-4-bit MOS process driver for BiMOS or BiCMOS hybrid technologies.

"We believe that CMOS, by itself, will be limited in the next two to three years in achieving the speeds and densities," says Raj Patel, product marketing manager for Integrated Device Technology Inc., Santa Clara, Calif. "The combination of bipolar and CMOS is certainly a possibility." IDC is now shipping 25-ns 64-K SRAMs using four transistor cells and, like many competing parts, made from a mixture of n-channel arrays with CMOS peripheral circuits.

WHO'S DOING WHAT IN FAST STATIC RAMs

<table>
<thead>
<tr>
<th>Company</th>
<th>Part Technology</th>
<th>Cells</th>
<th>Speed (ns)</th>
<th>Power (mW)</th>
<th>Current Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Advanced Micro Devices</td>
<td>64-K CMOS, n-MOS/1.2/double 10% shrink, but same gate size</td>
<td>4 4</td>
<td>25 35</td>
<td>715, 110</td>
<td>Shipping 3Q introduction</td>
</tr>
<tr>
<td>Cypress Semiconductor</td>
<td>64-K CMOS, n-MOS/0.8/single Considering same</td>
<td>4 4</td>
<td>25 25</td>
<td>550, 220</td>
<td>NA</td>
</tr>
<tr>
<td>Fairchild</td>
<td>64-K CMOS, n-MOS/1.5/single</td>
<td>4 4</td>
<td>45</td>
<td>385, 55</td>
<td>Shipping</td>
</tr>
<tr>
<td>Fujitsu</td>
<td>64-K CMOS, n-MOS/1.5/single</td>
<td>4 4</td>
<td>45</td>
<td>660, 83</td>
<td>Shipping Samples</td>
</tr>
<tr>
<td>Hitachi</td>
<td>64-K CMOS, n-MOS/1.5/single</td>
<td>4 4</td>
<td>45</td>
<td>660, 83</td>
<td>Shipping Samples</td>
</tr>
<tr>
<td>Integrated Device Technology</td>
<td>64-K CMOS, n-MOS/1.2/double</td>
<td>6 6</td>
<td>25 25</td>
<td>550, 236</td>
<td>NA</td>
</tr>
<tr>
<td>Inmos</td>
<td>64-K CMOS, n-MOS/1.5/single</td>
<td>6 6</td>
<td>45</td>
<td>440, 140</td>
<td>Shipping Late 1986 introduction</td>
</tr>
<tr>
<td>Intel</td>
<td>16-K Full CMOS/1.2/double</td>
<td>6 6</td>
<td>25</td>
<td>440, 55</td>
<td>Shipping</td>
</tr>
<tr>
<td>Harris</td>
<td>64-K CMOS/2.0/single</td>
<td>6 6</td>
<td>150</td>
<td>110, 55</td>
<td>3Q introduction</td>
</tr>
<tr>
<td>Hitachi</td>
<td>64-K CMOS/1.2/single</td>
<td>6 6</td>
<td>25</td>
<td>NA</td>
<td>Pilot production</td>
</tr>
<tr>
<td>Lattice Semiconductor</td>
<td>64-K CMOS, n-MOS/1.5/single</td>
<td>4 4</td>
<td>35</td>
<td>550, 75</td>
<td>Shipping Samples 3Q</td>
</tr>
<tr>
<td>National Semiconductor</td>
<td>64-K CMOS, n-MOS/1.0/single</td>
<td>4 4</td>
<td>35</td>
<td>450, 75</td>
<td>Samples 4Q</td>
</tr>
<tr>
<td>Mostek</td>
<td>16-K CMOS/1.2/single</td>
<td>6 6</td>
<td>20</td>
<td>605, 55</td>
<td>Shipping</td>
</tr>
<tr>
<td>Motorola</td>
<td>64-K CMOS/0.5/single</td>
<td>6 6</td>
<td>25</td>
<td>110, 28</td>
<td>Production 8/86</td>
</tr>
<tr>
<td>NEC</td>
<td>64-K CMOS/1.5/single</td>
<td>6 6</td>
<td>40</td>
<td>660, 11</td>
<td>Shipping</td>
</tr>
<tr>
<td>RCA</td>
<td>64-K CMOS/2.0/single</td>
<td>6 6</td>
<td>150</td>
<td>500, 225</td>
<td>Shipping Samples 9/86</td>
</tr>
<tr>
<td>Texas Instruments</td>
<td>64-K CMOS/1.0-single Same as 16-K</td>
<td>6 6</td>
<td>&lt;30</td>
<td>NA</td>
<td>1987 introduction</td>
</tr>
<tr>
<td>Toshiba</td>
<td>64-K CMOS/0.5/single</td>
<td>6 6</td>
<td>&lt;30</td>
<td>NA</td>
<td>1987 introduction</td>
</tr>
<tr>
<td>Visic</td>
<td>64-K CMOS/1.2/single</td>
<td>6 6</td>
<td>40</td>
<td>20-25</td>
<td>25-35</td>
</tr>
<tr>
<td>Vitesse</td>
<td>64-K CMOS/1.5/double Two versions/1.2/double</td>
<td>6 6</td>
<td>45</td>
<td>550, 193</td>
<td>Shipping</td>
</tr>
</tbody>
</table>

1 Peripheral circuits, memory array/drawn gate length (pm), metallization
2 Number of transistors per cell
3 Active, standby (pin 5.5 V power supply with TTL inputs)
4 Operates at 3.3 V
5 NA = Not available
est power and the most cost-competitive product," says Longo, who is company president.

"As soon as you get into things like BIMOS, everything changes, and things start to look more like ECL... I think people are tending to overuse BIMOS right now because it is the only way they know to get the speeds." Longo boldly believes CMOS can potentially reach 5-ns access times through process refinements such as finer geometries and lower sheet resistance for gates.

**AMID'S APPROACH.** Advanced Micro Devices Inc. is exploring both BIMOS and some new ways of thinking about CMOS when it comes to future SRAMs, says Marshall Wilder, managing director of MOS RAMs in Sunnyvale, Calif. "We now have a very serious effort under way to marry the two together into a BIMOS technology. That should produce sub-10-ns large SRAMs, primarily direct-ed toward the ECL speed levels."

Wilder is convinced that CMOS speeds could be stepped up considerably if power constraints were eased. "Tell your clever CMOS circuit designers not to worry about burning a watt or two," he says.

Lattice Semiconductor Corp., Beaverton, Ore., is pursuing a more architectural path to higher speeds with more emphasis on application-specific memories, says Scott Mc Morrow, application manager for memories. Unlike Longo, he believes that pure-CMOS 64-K RAMs will still fall at 20-ns access times. "At 20 ns, you are within 0.7- or 0.8-µm effective channel lengths, which is where you get into the hot-electron effects," he says.

"That's why we are looking very care-fully at application-specific memories [such as video RAMs] to increase the overall system performance without pushing the technology so hard."

The growing demand for fast CMOS SRAMs has spawned upgrades of early-to-market memories, as well as a plethora of new products. Refined designs of 64-K and 256-K chips, pushing times to as low as 25 ns, are coming from nearly all major SRAM vendors. For example, Inmos Corp., which in its heyday as a startup nearly had the entire fast-SRAM market to itself, is preparing a rebid for speed leadership with a new double-level metal 1-µm process. After moving its volume production from Colorado Springs to Newport, Wales, the company will install a new class 10 clean-room pilot line in its U.S. plant for the fabrication of a new 25-ns 64-K-by-4-bit SRAM.

The company has already begun evaluating a future technology—"Process 88"—for an eventual pass at fast 1-Mb CMOS SRAMs. "We were in a leadership process. People caught up, I think we are going to get ahead again," says Dee Hockaday, product marketing manager for SRAMs.

"Right now we've got some parts running at 20 ns. What's to keep us from getting faster? The chip testers on the market only go that fast, but by the start of 1987, systems are expecting to test parts 10 ns or faster."

New entries into the market are also under way at several large chip suppliers, including Mostek (now a subsidiary of Thomson-CSF), RCA, and TI.

**Thomson Components-Mostek Corp.,** Carrollton, Texas, is the first supplier to introduce a family of fast 16-K SRAMs that operate off 3.3-V power supplies. (Jedec has standardized the 3.3-V power supply in response to chip makers' concerns that current 5-V supplies may be too high for submicron circuit geometries.) The 3.3-V option is set by a metal mask, which changes the output drivers. Mostek's 3.3-V parts achieve 25-ns access times; its standard 5-V versions are rated at 20 ns.

"As far as we can tell we are the first ones [with 3.3-V parts]. It is a little early and it will take a while for things to take off. But you have to start some-where, and we are getting some inter-

**One chip maker says CMOS can achieve 5-ns access times**

Simply because they can't read.

Functional illiteracy is a problem that now affects 1 out of 5 American adults.

You can change that by making a tax-deductible contribution to the Coalition for Literacy. Call us toll-free at 1-800-228-8813 and bill it directly to your credit card.

Volunteer Against Illiteracy

The only degree you need is a degree of caring.

The fast rise of the application-specific integrated circuit is already causing fundamental changes in the IC industry. But perhaps nowhere are these semicustom chips creating more pressure for change than in the distribution business.

Distributors have had to make bedrock decisions and make them fast. Should it be business as usual—with the distributor serving merely as a marketer for the silicon houses? Or should the distributor immerse itself in design details, becoming a technology broker between ASIC users and silicon fabricators? Whichever way they go, the risks are great: the conservative approach can mean being left behind; the bold one involves investing large sums of money in a business so new that its direction is still difficult to read.

Some executives concluded early on that they had no choice in the matter. "[ASIC sales] will be half of all IC sales sometime in the 1990s. How can we [distributors] not be involved in that?" asks Charles M. Clough, president of Wyle Laboratories and the man cited by industry watchers as the earliest and most enthusiastic proponent of the go-for-it approach. As then head of the Irvine, Calif., company's Electronic Marketing Group, Clough in late 1984 led Wyle to its first ASIC design win, months before any of its competitors nabbed a contract.

Though not quite so bullish on the market as Clough, In-Stat Inc., the Scottsdale, Ariz., market analyst, predicts a significant hike. ASICs' share of IC sales worldwide will rise from 12.8% in 1986 to 22.3% in 1990, In-Stat says. In fact, In-Stat predicts ASIC sales will still climb even when the IC industry enters its next downturn (see table, p. 125).

Clough thinks that earlybird Wyle—plus the nationwide distribution behemoth Hamilton/Avnet Corp., Culver City, Calif., and perhaps a few others—will manage to capture and keep the lion's share of the market, as all but a few late starters will find it difficult to catch up. William I. Strauss of Forward Concepts in Tempe, Ariz., a market and process consultant who has advised distributors on this matter, agrees. "Those who did the planning and got started will lead the pack," he says.

And with substantial ASIC revenues in sight, nagging doubts about profitability are being dispelled too. Wyle, in fact, is edging into the black sooner than chart watchers expected. At mid-year, sales were running at an annual rate of $5 million.

"Vulnerabilities." Nevertheless, some distributors are in no big hurry to join the game. "A distributor does not need the vulnerabilities of ASIC as it exists today," says Howard Franklin, president of Electronic Marketing in Sunnyvale, Calif., the nationwide distribution arm of Bell Industries Inc. His view sums up the skepticism of many distributors, who are wary of the financial risks involved. Indeed, the timing for the early entrants was difficult: not only did they have to hire a technical design staff and invest in computer-aided-design equipment, but they were doing so during a semiconductor recession, with no guarantee of a return for years.

But despite such quails, the number of pro-ASIC houses is growing. Besides front-runner Wyle and Hamilton/Avnet, they include such regional distributors as Hall-Mark Electronics in Dallas, which started its effort 18 months ago and now has three design centers in operation, with a fourth scheduled to start up at year-end. Among the second wave are national distributors Schweber Electronics Corp., Westbury, N. Y., representing LSI Logic Corp.; and Arrow Electronics Inc., Melville, N. Y., which is forging an ASIC agreement with Texas Instruments Inc. These companies and a handful of others are making solid commitments to ASIC-selling programs.

"These guys have to be considered gutsy," says Strauss of Forward Concepts, even though small customers who need only a few thousand ASICs do add up to an important opportunity for distributors. He notes that aside from the potential financing and marketing headaches, working with ASIC designs is far different, and more complex, than anything distributors have ever done before. Indeed, the new role vastly alters what in the past was simply sales.

"It's really a new industry," says financial analyst Andrew J. Neff of Mont-
The ASIC investment includes a design team, as well as CAD gear

tems Corp. work stations, either at the design centers or on systems sold or leased to customers. (Hamilton/Avnet, on the other hand, believes diversity is an advantage, even with ASIC. It lists a half dozen large and small semiconductor houses with competing products.) Among suppliers, TI also prefers to key problem area—the price-protection and return provisions that cover off-the-shelf components but that cannot apply to one-of-a-kind ASICs. "One you [the distributor] order a special device, you own it," he says. Still, Franklin says his company is taking a wait-and-see stance and keeping its options open. Price protection and returns also concern Neff of Montgomery Securities. "Who bears the risk?" for foul-ups, he wonders, when a customer suddenly decides not to take as many parts as originally ordered. Order changes are almost inevitable as new ASIC designs continually move into production and as market conditions change. Wyle's Timmins says that so far, his experience shows another problem is more common: "canceling a project after the design is completed." This has happened to Wyle, he says, and the liabilities are still being sorted out.

One potential pitfall is almost as old as distribution itself: who should serve a customer's needs. "That's the key—being very technically competent," says Wyle's Clough. Not only are highly qualified people critical to getting business, but they mean fewer failed designs and fewer customers whose projects run into trouble. Because of the single-source nature of ASICs, "our responsibility to customers is far greater," says Clough.

Wyle's design staff counts 12 BSEE's who have taken courses offered by suppliers. Other distributors have followed suit, says LSI Logic's O'Meara: "Most everybody else is taking a page out of Wyle's primer."
NEW PRODUCTS

MODELING VHSIC CHIPS
SPEEDS UP SYSTEM SIMULATION

LOGIC AUTOMATION'S SOFTWARE REPLACES HARDWARE PROTOTYPES

Software simulation models from Logic Automation Inc. aim to solve the nagging system-simulation problems that are popping up as very high-speed ICs—such as IBM Corp.'s complex multiplier accumulator (CMAC)—emerge from the labs and move into production. Called SmartModels, Logic Automation's products are for the IBM chip and four new VHSIC components from TRW Inc.: the TVC341 four-port memory, TVC372 multiplier-accumulator, TVC381 fast Fourier transform arithmetic unit, and TVC981 FFT control unit.

IBM's CMAC and the TRW chips were built to meet the specifications of Phase 1 of the Defense Department's VHSIC program. They will be used in a wide range of DOD applications for real-time electronic warfare, communications, and radar.

The cutting-edge features of VHSIC chips such as the CMAC—high pin count and high operating speed, for example—make them difficult for an engineer to design into a pc board. Moreover, even if a breadboard could be built, debugging the circuit using a conventional logic analyzer would be impractical.

Too much, too fast. "It is unreasonable to hook up a logic analyzer to a several 220-pin ICs and expect to make a lot of sense out of the reading," says Logic Automation's marketing vice president Robert Hunter. The IBM CMAC has 210 pins, and a typical implementation will use several CMACs. The amount of data to collect will exceed a logic analyzer's memory. The speed at which the data is passing through the chip's pins (25 MHz and above) is too much for the analyzer to handle—and Phase 2 VHSIC chips will run between 50 and 100 MHz.

The Logic Automation software models solve the major problems confronting the designer. They provide a way to handle the large amount of data that must be analyzed to validate the chip's operation. And they validate a design at full speed without having to run a hardware prototype at a slower speed to imitate full-speed operation.

For example, a designer running a simulation of the CMAC in a typical implementation must simulate the surrounding circuits as well. The system and group controllers controlling the CMAC download initialization data, in the form of 40-bit-wide words, into the chip.

"To simulate this operation, the SmartModel downloads equivalent data from a file at initialization time in the simulation run," says Robert Hunter. "Thereafter, the model watches all the clock edges at all times, and if it sees a violation, it reports it immediately." At 25 MHz, even a hardware model using an actual chip cannot accurately simulate the real-time operating speeds possible with SmartModel.

SPEC CHECKS. A number of tests within each model check that all parameters are set according to the chip's data sheet. For example, to verify that the complex protocols are correct between the CMAC and its surrounding chips, the model examines the order and procedures of the protocols; violations are reported to the user.

A feature called symbolic hardware debugging provides error messages to the designer when timing or other usage rules are violated. Just as a logic analyzer would, the model's error messages pinpoint the exact location, time, and nature of the fault condition.

Finally, the SmartModel simulates a malfunction in a chip. This capability is important for the CMAC chip, which has built-in redundancy. The CMAC SmartModel can simulate a failure and the resulting repair made by the self-correcting circuit.

SmartModels for the IBM and TRW chips run on popular work stations. The model for the IBM chip is available now, and models of the TRW devices will be made available between September and November. Models are priced at $4,900 each.

--Jonah McLeod

EPLD DESIGN SOFTWARE COMES IN UNDER $1,000

A schematic-capture software package designed for Altera Corp.'s development system for erasable programmable logic devices breaks the $1,000 price barrier for such software. LogiCaps replaces general-purpose schematic-capture packages that range from $5,000 to $10,000. With it, the user can create interactively an EPLD schematic, using familiar logic symbols on the screen of a work station based on an IBM Corp. Personal Computer.

The software, which Altera is introducing this week, eliminates the need for EPLD users to apply Boolean algebra design techniques to develop logic.
SMART-POWER TESTER IS ONLY $55,000

Axion Technology Corp. is making it easier and less expensive to test smart power chips. Its Smart Power subsystem ties to its AT100 work station to exercise high-power portions of a chip and digital logic simultaneously.

At $55,000, a basic configuration is half the price of testers that must be reconfigured each time a different part type is tested, Axion says. “So far, the competition can only test smart power devices on a part-by-part basis by adding appendages,” says James Seaton, business development manager.

The configurable subsystem’s high-power instrumentation includes five current-source options and two high-voltage sources, along with an 89-pin high-voltage matrix and an 80-channel high-voltage logic detector. For high-current needs, Smart Power users can choose one or two floating 400-W four-quadrant voltage/current sources. The choices range from ±20 V at ±20 A to ±100 V at ±4 A. The sources use standard interfaces and can be connected independently, in series, or in parallel.

Users can select up to two high-voltage sources, including 325 V at 800 mA and ±500 V at ±80 mA. These can be used either as voltage sources for leakage measurements or as current sources for breakdown-voltage testing; for example, they can be used to make parallel leakage measurements. For faster leakage testing, Smart Power boasts four output channels with current meters where competing equipment has only one channel and meter.

The high-voltage matrix makes possible high-throughput parallel measurement and can switch four high-voltage measurement lines or four standard ±A sources among 80 output pins. Mercury relays and Teflon insulation provide isolation to more than 700 V and current rating of 2 A per pin. Smart Power’s logic detector operates at up to 500 V to offer greater speed in testing devices with high pin counts.

Digital instrumentation allows users to program test patterns using loops, branches, and subroutines. Digital signals are fully synchronous with other system instrumentation so that the multiple tests the system performs interact properly.

The system has six independent timing channels, which generate accurate edge placement for clocking a device, for fully programmable edges with 2-ns resolution at data rates as high as 4 MHz. The control memory is 32-K per pin, with waveform memory operating at 64-K per pin. The Smart Power system is available now. —Debra Michals

Axion Technology Corp., 375 Elliot St., Newton, Mass. 02164. Phone (617) 965-8010 [Circle 382]

NO MATH. Altera Corp.’s Logicaps lets users program erasable PLDs without using Boolean algebra.

functions, says David Laws, vice president of marketing. And it significantly reduces the time it takes to design with high-density 1,000- to 2,000-gate EPLDs.

“Although Boolean design methods are adequate for devices with low equivalent gate complexities, it is inefficient to try to write equations for today’s high-density CMOS EPLDs, such as our 2,000-gate EP1800,” says Laws. “While some of the popular PC-based schematic-capture packages from Futurenet and P-CAD have been adapted by Altera and others for use with such high-density EPLDs, the pricing structure of these products has limited their use.”

Along with Altera’s newly revised A+Plus EPLD development software, Laws says Logi- caps automatically generates an nlist file, Laws says. And because Logi caps automatically generates design files, he says, it eliminates the intermediate translation steps necessary with other schematic packages.

TWO WINDOWS. “Coupled with Altera’s A+Plus software, Logicaps provides an efficient, totally integrated working environment for EPLD designers,” Laws says. Key features include area etching, orthogonal rubber-banding, two windows for editing, a rapid screen redraw rate, multilevel zooming, and direct output to the A+Plus software.

With the area-editing feature, the user can define an area of the schematic for manipulation, then move, copy, or delete components within it. With orthogonal rubber-banding, component symbols that have wires connected to them may be stretched in both vertical and horizontal directions, causing the attached signals to move with the component. As components are rubber-banded, signal routing remains orthogonal, which means line segments remain at continuous right angles to each other. Without such a feature, says Laws, moving components causes a “rat’s nest” of signals requiring manual clean-up by the designer.

Logicaps also provides real-time graphic feedback when components are moved or copied. If the user places the cursor within the component-recognition area and presses the mouse button, says Laws, the component is highlighted and remains so as it is dragged from point to point within the schematic.

Logicaps costs $950 and comes on a 5¼-in. floppy disk for use on PC/XT and PC AT work stations. A complete development system, designated the PLCAD4 and including Logicaps, A+Plus, and a software-controlled programming module, is available for $3,250.

Logicaps can also be used with Intel Corp.’s IPLD development system, which is built under license from Altera. The company also offers a free demonstration disk. —Bernard C. Cole

Altera Corp., 3525 Monroe St., Santa Clara, Calif. 95051. Phone (408) 984-2800 [Circle 381]
DIGITAL BY ANALOGY.
For DSP and numeric processing, your best source of digital is Analog, the industry's leading supplier of signal processing ICs.

Our number crunchers include a superior, high-speed floating-point chip set. Along with the broadest line of fixed point multipliers and multiplier/accumulators.

For microprogram sequencing and data address generation, Analog offers innovative Word-Slice™ devices — fast, functional and compact.

For a single-chip solution, we have the industry's highest-performance DSP processor. A powerful 8 MIPS machine, supported with first-class development tools.

Analog Devices — the pioneer of high-speed CMOS in DSP — manufactures these VLSI components in a 1.5um CMOS process. So they're fast, cool, and reliable. And they are available now, with full support of MIL-STD 883B, Rev. C.

For more information, call your nearest Analog Devices, Inc. sales office. Analog Devices, Inc.: Austria (222) 885504; Belgium (3) 237 1672; Denmark (2) 845800; France (1) 4687-34-11; Holland (1620) 81500; Israel (052) 28995; Italy (2) 6883831 (2) 6883832 (3) 6883833; Japan (3) 263-6826; Sweden (8) 282740; Switzerland (22) 31 57 60; United Kingdom (01) 9410-466; West Germany (89) 57050.
COMPARATOR IC TACKLES HIGH-SPEED SIGNALS

ECL CHIP IS FAST ENOUGH TO COMPETE WITH DISCRETE AND HYBRID COMPARATORS FOR SIGNAL-CONDITIONING TASKS

Systems requiring high-speed linear signal processing will now be easier to design, thanks to a new family of extremely fast comparators and other monolithic components from VTC Inc. First in the new line is the VC7695, which the company bills as an ultrahigh-speed comparator on a chip.

The VC7695 features guaranteed propagation delays of 1.9 ns across the 0°C-to-75°C commercial temperature range and 2.0 ns on parts built for the military range, -55°C to 125°C. VTC specifies typical delays as 1.4 ns.

At those speeds, the VC7695 significantly outstrips competitors such as Analog Devices' AD9685, which offers 2.2-ns typical delays at 25°C. "Our guaranteed propagation delays are faster than the typical delays specified for competitors' parts," boasts Jerry Thimsen, VTC's product line manager for linear signal-processing products.

ADC CONDITIONING. The VC7695's performance will pay particular dividends in such applications as signal conditioning for the current generation of fast flash analog-to-digital converters and in high-speed fiber-optic telecommunications tasks. Such jobs typically require the use of hybrid or discrete implementations, Thimsen says, but the VC7685 offers the necessary speed in a monolithic, off-the-shelf part.

When used as a telecommunications line receiver, the VC7695 comparator can handle speeds of 600 MHz to 1 GHz. That compares with maximums of about 400 MHz for competitive standard parts, Thimsen says. Moreover, where other monolithic comparators can handle signal conditioning for ADCs that run between 50 and 100 MHz, the VC7695 can support flash devices specified at 100 to 300 MHz, he says.

VC7695 users can take advantage of the part's superior speed without giving up the precision found on slower comparators, says Thimsen. The part's maximum input offset voltage of ±5 mV and input offset current of 5 μA maximum equal that of competitive parts.

The VC7695 owes its speed to a 2-μm double-layer-metal, ECL process that jack-ups the transistor transition frequency (fT) to 6 GHz. "Right now, there's only one other company in the marketplace offering that type of process, and that's Tektronix," says Thimsen. "They're offering it on their semicustom type of product, but they're not doing any standard products."

VTC plans to team its ECL technology with another 2-μm process it calls complementary bipolar to bring out a complete family of standard, high-speed linear signal-processing parts over the next two years, Thimsen says. The complementary bipolar process has already been used on the company's VA705 and VA706 high-speed precision op amp amplifiers introduced last December. Follow-on products will include additional comparators, op amps, and flash ADCs and DACs, Thimsen says.

Other VC7695 specifications also match up well against pin-compatible parts such as the 9685, as well as devices such as Plessey's SP9685 and Advanced Micro Devices' AMD9685, Thimsen claims. VTC will offer the new part in several types of 16-pin packages. Depending upon market demand, the company may also offer the VC7695 in a 14-pin package to match Fairchild's UA6685, with which the VC7695 is functionally compatible, Thimsen adds.

The VC7695 is available now, VTC says. In 100-unit quantities, it is priced at $10.25 per part housed in a plastic dip, $10.75 in a small-outline IC package, $11.35 in a Cerdip, and $21.60 in a 10-pin metal can. The 35-by-40-mil dice will be sold unpackaged at $7.50 in 100-unit quantities. —Wesley R. Iversen

VTC Inc., 2401 E. 86th St., Bloomington, Minn. 55420. Phone (612) 851-5000 [Circle 360]

CMOS PROCESSOR CUTS POWER USE BY 75%

Users of Advanced Micro Devices Inc.'s bipolar Am29117 32-bit microprocessor can cut power consumption in their designs 75% by replacing it with the CMOS version, the Am29C117. The chip reduces power consumption to less than 1 W. At 120-ns system cycle time, the Am29C117 is just 5 ns slower than the bipolar version.

The microprogrammable Am29C117 has a flow-through architecture with dedicated ports that enhance system throughput by eliminating I/O-bus turn-
The ALD 2301, a silicon-gate CMOS dual comparator, features a high-drive current of 60 mA but a quiescent-state current of only 55 µA for each comparator, making it ideal for low-power Schottky TTL loads and very low-power CMOS logic. The chip operates from 3 to 12 V and comes in a 20-pin plastic DIP for the IDT7130 and IDT7140 and $20 for the IDT7132 and IDT7142. Military-grade versions are also available.

Advanced Linear Devices Inc., 1030 W. Scott Blvd., Santa Clara, Calif. 95054. Phone (408) 727-6116 [Circle 369]

BIT-SLICE CMOS IC RUNS AT 20 MHz

The WS59032E 32-bit bit-slice microprocessor is faster than bipolar parts and consumes less power. Using a 20-MHz clock, the CMOS chip provides a read-modify-write cycle of only 52 ns.

Analog Devices' ADSP-1401 and ADSP-1410 offer you the highest speed and the greatest functionality for key tasks in microcoded systems—microprogram sequencing and data address generation. The ADSP-1401 is the industry's only IC dedicated to flexible, high-speed data address generation. It supplies 16-bit addresses with a clock-to-address delay of just 25 ns. The chip supports 10 maskable, prioritized interrupts, as well as traps. A 64-word internal RAM is user-configurable for subroutine stack, register stack, and parameter storage. Four event counters streamline nested loops.

Analog Devices' ADSP-1401 and ADSP-1410 offer you the highest speed and the greatest functionality for key tasks in microcoded systems—microprogram sequencing and data address generation. The ADSP-1401 is the industry's only IC dedicated to flexible, high-speed data address generation. It supplies 16-bit addresses with a clock-to-address delay of just 25 ns. The chip supports 10 maskable, prioritized interrupts, as well as traps. A 64-word internal RAM is user-configurable for subroutine stack, register stack, and parameter storage. Four event counters streamline nested loops.

The WS59032E is fabricated in the company's proprietary 1.2-µm CMOS technology. It integrates the functions of eight 2901s and three 2902s and includes 32 on-board registers that enhance throughput by eliminating many external memory fetches. In lots of 100 pieces, the chip is $33 each in 101-pin ceramic grid arrays. Military-grade versions are also available.

Waferscale Integration Inc., 47280 Kato Rd., Fremont, Calif. 94538. Phone (415) 656-5400 [Circle 370]
The new products include the first LAN work using a token-passing protocol in a cost. It doubles the maximum possible distance between nodes from 2,000 to 4,000 ft.

The new network card, the PC110, is functionally identical to Standard Microsystems’ PC100. But the earlier product occupies a full-size card in an IBM Corp. Personal Computer, whereas the PC110 fits into a half-height slot, thanks to surface mounting. The board will sell for $545 when available in September.

The controller on the PC110 provides a simplified interface between the IBM PC and the Arcnet. The card incorporates surface-mount versions of the 9026 network controller and the 9032 transceiver chip to provide complete Arcnet protocol handling. A 2-K-byte on-board data-packet buffer provides four pages of packet storage. The user may dynamically define this memory to buffer both transmit and receive functions.

The controller may be polled or driven by interrupts. An onboard 8-K PROM socket means the user can install an automatic-booting PROM so that less expensive diskless personal computers can access the network. Although the 2.5-Mb/s Arcnet was designed for baseband coaxial cable transmission, SMC’s cards support other media, including Ethernet cable and broadband types.

The second new product, a dual-port active hub called the Active Link, revolves around the company’s Hit driver module and its PC200 controller card, which was devised to daisy-chain together up to eight nodes while occupying only one port in the hub. Without the PC200, users who wanted to go beyond the eight-node limit of the hub would have to connect two hubs together. The PC200 is functionally identical to the PC100 and PC110.

The Active Link provides proper termination for the RG-62/U cable and signal regeneration (through the Hit driver module) to maintain data integrity. Unlike signal-repeating devices in other networks, the Active Link is easy to install and does not decrease the speed of the network bus. In addition, it allows for system cabling flexibility and ease of expansion.

The Active Link sells for $375, with delivery of production quantities in early September. Samples are available now.

The third product, a starter kit, creates virtually instant Arcnets. Each kit contains two network controller boards—either the PC100, PC200, or the fiber-optic version, the PC300—a network software package, and 20 ft of cable. The software is either ViaNetix’s ViaNet or Novell’s Advanced NetWare, and the cable may be RG-62/U or fiber-optic cable.

Pricing for the Arcnet starter kit with PC100s and the Advanced NetWare software is $2,195. For starter kits with PC200s and the ViaNet software, pricing is $1,298. Both kits are available now.


Phone (516) 273-3100 [Circle 440]

**VOICE DIAL PHONE COSTS ONLY $249**

To help those too harried to dial or punch numbers, Innovative Devices has come up with a telephone with a voice-activated dialer that will sell for $249. This is considerably less than other voice-activated phone systems.

The sleek-looking telephone claims 99% accuracy on spoken commands using a robust voice-recognition technolog-

---

**COMMUNICATIONS**

**LOW-COST GEAR BOOSTS ARCNET PERFORMANCE**

STANDARD MICROSYSTEMS MAKES LAN-BUILDING EASY WITH ITS CONTROLLER, DUAL-PORT HUB, AND STARTER KIT

Standard Microsystems Corp. is applying its Arcnet expertise to a flurry of products that boost the local-area network's performance, lower per-node costs, and make the LAN more flexible. The new products include the first LAN card to employ surface-mount technology, a dual-port hub that lets users add eight nodes but occupies only one port in the main hub, and a starter kit that lets users set up small Arcnets at low cost.

Arcnet, which was developed by Data-point Corp., is a high-performance network using a token-passing protocol in a logical bus topology. It uses active repeaters called hubs to isolate nodes and provide signal regeneration; with the hub, users can build networks with free-form tree topologies.

The logical bus provides more flexibility in adding and deleting nodes than do such physical ring networks as the IBM Corp. Token Ring Network. With ring networks, the net has to be interrupted, the ring opened, and the system software reconfigured to add nodes. With the logical bus, nodes can be added without interrupting service. The network reconfigures itself, a process in which each node announces to the rest of the nodes that it is on the net.

SMC’s expertise with the network stems from the fact that it is the sole producer of both the Arcnet controller chip, the COM9026, and the Arcnet transceiver chip, the COM9032. It has also devised a high-impedance transceiver driver, called the Hit module, that doubles the maximum possible distance between nodes from 2,000 to 4,000 ft.

The new network card, the PC110, is functionally identical to Standard Microsystems’ PC100. But the earlier product occupies a full-size card in an IBM Corp. Personal Computer, whereas the PC110 fits into a half-height slot, thanks to surface mounting. The board will sell for $545 when available in September.

The controller on the PC110 provides a simplified interface between the IBM PC and the Arcnet. The card incorporates surface-mount versions of the 9026 network controller and the 9032 transceiver chip to provide complete Arcnet protocol handling. A 2-K-byte on-board data-packet buffer provides four pages of packet storage. The user may dynamically define this memory to buffer both transmit and receive functions.

**ETHERNET TOO.** The controller may be polled or driven by interrupts. An onboard 8-K PROM socket means the user can install an automatic-booting PROM so that less expensive diskless personal computers can access the network. Although the 2.5-Mb/s Arcnet was designed for baseband coaxial cable trans-

mission, SMC’s cards support other med-

ia, including Ethernet cable and broad-

band types.

The second new product, a dual-port active hub called the Active Link, revolves around the company’s Hit driver module and its PC200 controller card, which was devised to daisy-chain together up to eight nodes while occupying only one port in the hub. Without the PC200, users who wanted to go beyond the eight-node limit of the hub would have to connect two hubs together. The PC200 is functionally identical to the PC100 and PC110.

The Active Link is an inexpensive way to add ports, which in the eight-port hub cost about $100 apiece. By adding nodes and taking up only one port, the cost can drop eightfold. The Active Link also adds flexibility in the way users can build nets. It connects two daisy-chained strings of nodes that use the PC200.

The Active Link provides proper termination for the RG-62/U cable and signal regeneration (through the Hit driver module) to maintain data integrity. Unlike signal-repeating devices in other networks, the Active Link is easy to install and does not decrease the speed of the network bus. In addition, it allows for system cabling flexibility and ease of expansion.

The Active Link sells for $375, with delivery of production quantities in early September. Samples are available now.

The third product, a starter kit, creates virtually instant Arcnets. Each kit contains two network controller boards—either the PC100, PC200, or the fiber-optic version, the PC300—a network software package, and 20 ft of cable. The software is either ViaNetix’s ViaNet or Novell’s Advanced NetWare, and the cable may be RG-62/U or fiber-optic cable.

Pricing for the Arcnet starter kit with PC100s and the Advanced NetWare software is $2,195. For starter kits with PC200s and the ViaNet software, pricing is $1,298. Both kits are available now.

—Steve Zollo


Phone (516) 273-3100 [Circle 440]

---

**FLEXIBLE NET.** The Standard Microsystems family of network products enhances the already flexible Arcnet. For example, the Active Link connects strings of daisy-chained nodes.
ogy under the control of a 6502 processor. Using a variant of template-matching voice-recognition technology, a speaker first trains the recognizer by repeating up to 100 names. These are digitized, analyzed, and stored as a template in 64-K bytes of RAM.

With the template established, both home and office phone numbers are entered through the keypad and mapped to a template. To place a call after the recognizer is trained, users pick up the handset and repeat the name. A match is performed between the stored template and the spectral parameters of the spoken name. A synthesizer repeats the match, then generates either pulse or tone dialing of the number stored in the directory.

Innovative Devices, 1333 Lawrence Expressway, Suite 257, Santa Clara, Calif. 95051. Phone (408) 984-1616 [Circle 452]

MULTIPLEXER BUILDS 500-NODE NETWORKS

Not limited to point-to-point communications, the ALGO MC610 statistical multiplexer also works with multiple composite data channels. It thereby allows users to build networks with up to 500 nodes while keeping telephone costs down.

The unit’s port-switching features allow any terminal or computer with an RS-232-C interface to connect to any other local or remote RS-232-compatible unit. That means microcomputer clusters can pass files back and forth with other clusters, computers, or printers on the network.

Original-equipment manufacturer discounts are available now for the MC610, which lists for $1,495 each. Algo Inc., 9198C Red Branch Rd., Columbia, Md. 21045. Phone (800) 252-2546 [Circle 446]

SOFTWARE SIMULATOR TESTS LOCAL NETS

The Smart LPT program lets users compare competing local-area networks in a simulated environment, the manufacturer says. Smart LPT, for LAN Performance Test, measures the network’s throughput and productivity by simulating applications and testing the last, or nth, network node.

The program is built around its maker’s Smart Software system, which includes data-base-management, spreadsheet, graphics, word-processing, and communications packages and an application programming language. The system runs on IBM Corp. Netbios and DOS CALL 3.1-compatible LAN operating systems.

The menu-driven program can print results in either spreadsheet or bar-chart form, and it can be used either to compare different networks or different configurations of the same network. Available now, the package lists for $49.95.

Innovative Software, 9875 Widmer Rd., Lenexa, Kan. 66215. Phone (913) 492-3800 [Circle 445]

FLOATING-POINT CHIP SET WITHOUT COMPROMISE.

Analog Devices' ADSP-3210/3220 floating-point multiplier and ALU are the industry’s best available solution for fast IEEE arithmetic. This chip set provides blazing throughput and low latency—without compromise. The chips execute an extensive set of operations on 32- and 64-bit IEEE floating-point and 32-bit fixed point. So, systems using them have the flexibility to support all standard data formats. Circuit innovations and a fast 1.5 μm process allow each chip to achieve 10 MFLOPS for most operations. And with CMOS, there are no power or reliability penalties.

What’s more, number-crunching speed doesn’t come from cumbersome pipelining. Because it has just one internal pipeline stage, the ADSP-3210/3220 is the industry’s lowest-latency double precision chip set in production. And, with this architecture, microcode development is simple.

For more details, call your nearest Analog Devices, Inc. Sales Office.
**PRODUCTION EQUIPMENT**

**RECYCLING UNIT CUTS ACID CONSUMPTION BY 95%**

 DISTILLATION REMOVES CONTAMINANTS SO THAT CHEMICALS CAN BE REUSED IN WAFER-CLEANSING BATHS

Cleaning is next to godliness” for chip makers, so they must keep replacing the chemical baths used to clean wafers. That’s an expense that Athens Corp., aims to pare with a distillation and extraction unit that it calls the Micro Chemical Reprocessor. The new Athens unit removes the contaminants that the acids pick up as they clean wafers. The acids can be reused a number of times, and chip makers can cut acid consumption by up to 95%, the company claims.

Wafers are often cleaned 25 to 50 times during processing, and the particles that they leave behind in the chemical baths can contaminate all subsequent wafers. Moreover, the likelihood of these particles causing a fatal chip defect increases as the design rules for very large-scale integration shrink toward 1-μm and below.

Frequent disposal of high-cost VLSI-grade chemicals, such as sulfuric acid, has been necessary to maintain chemical purity. But frequent disposal is costly, jeopardizes worker safety, and can damage the environment.

The Micro Chemical Reprocessor from the 11-month-old Oceanside, Calif., company attaches to wafer-cleaning equipment already used in circuit fabrication facilities. Under microprocessor control, the system recycles the acids to return them to their original strength and purity. It provides a continuous flow of fresh chemicals to clean each lot of wafers, reducing both particulate and trace-impurity contamination of the wafers and the amount of chemicals that must be discarded, says Athens president Scot Clark.

Until now, IC manufacturers have had to replace contaminated acid cleaning baths every few hours—and typically it costs as much to dispose of the chemicals as it does to buy them. But the Micro Chemical Reprocessor cuts acid consumption by 95%. This means users need to purchase and dispose of only 90 gallons of acid a month for a static bath rather than 1,800 gallons currently used. So the system pays back its $50,000 price in about 10 months, the company claims.

**NOW SMALL FIRMS CAN DO SMT SOLDERING**

Soldering techniques that dispense solder paste for the automated assembly of surface-mounted components on pc boards are a popular alternative to selectively screening pastes—and now they are within reach of smaller companies. Creative Automation Co. is bringing out a smaller, less expensive version of its solder-paste machine, which has sold well to manufacturers with high-volume production lines.

The new ADM 1412 three-axis programmable solder-paste system provides an 8.8-in./s dispensing speed over a 14-by-12-in.-board surface area. The larger, existing model, ADM 2220, is slightly faster, dispensing at 11 in./s over a 22-by-20-in. surface area.

The ADM 1412’s base price, including computer and software, is $22,719, compared with the ADM 2220’s price of $39,450. The ADM 1412 is a tabletop model, with fewer options than the larger ADM 2220, notes Jerry Asher, sales manager for Creative Automation. “It’s built as an economy model, for smaller shops.”

The system, controlled by any personal computer, works by positioning a head over a pc board and precisely placing tiny solder-paste dots—as small as 0.018 in. in diameter on 0.025-in. centers. When the board is removed, a component is placed on the surface so the contact points on that device are aligned with the solder dots. Finally, the entire assembly is put through a reflow oven, which heats the solder and completes the electrical/mechanical connection of the circuit device to the board.

“Manufacturers have discovered that higher yields are possible with precision
TOGETHER. The ADM 1412's high-pressure piston pump keeps mixtures from separating.

The ADM 1412 is designed to dispense with a resolution to within 0.0001 in. along both the X and Y axes. The programmable Z-axis resolution, the vertical placement resolution of the solder tip, is 0.0005 in.

NO SEPARATION. At the heart of the 1412 is a patented solder-paste dispensing pump that produces an output of 4 dots/s. The company's pump solves a critical problem in dispensing paste, the separation of the mixture of binder, solvent, and flux, by using a "positive displacement" method. The piston stroke pump works by applying high pressure (between 5,000 and 10,000 lb/in.²) on only a minute volume deposited in the pumping chamber, thus eliminating the possibility of separation.

Systems are available now. The system is also available with an optional touch-screen controller, which offers menu-driven operation. -Ellie Aguilar

Creative Automation Co., 11641 Pendleton St, Sun Valley, Calif. 91352.
Phone (818) 767-6220 [Circle 421]

COUNTER INVENTORIES PARTS ON TAPE REELS

The Kwikcount model B530 automatic counter takes fast and accurate inventory of tape-mounted components. The portable system, which runs on rechargeable batteries or on an ac line, can keep track of up to 100,000 parts at a time.

The model B530 counts axial parts and, with a turret-head adapter, can count multilegged radial components. The system uses an LED and photodetector sensor. As each part passes between the LED and sensor, interrupting the latter's reception of light, the counter is incremented or decremented. A 1/4-in. LCD displays the parts count at all times.

The B530 not only simplifies inventory taking but lets users count out only the number of parts needed for an assembly project. The unit counts backwards also, so if too many parts are run out, they can be reeled back.

Available now, the Kwikcount B530 is priced at $595.
Phone (201) 370-6800 [Circle 427]

SCREEN PRINTER SHIFTS AMONG FOUR CYCLES

A program in an on-board EPROM permits the Accu-Coat model 3200 semiautomatic screen printer to shift rapidly among any one of four basic printing cycles: flood/print, print/flood, single bi-directional, or double bidirectional.

Squeegee motions are controlled by magnetic reed switches on the travel bar of the yoke. The model 3200 will screen substrates up to 4 by 6 in., with a registration to within 0.0003 in. It can be programmed to do 2,000 cycles/h.

Priced at $7,970, the model 3200 is available now.
Aremco Products Inc., P. O. Box 429, Ossining, N. Y. 10562.
Phone (914) 762-0685 [Circle 430]

SURFACE-MOUNT SETUP COSTS ONLY $35,000

A turnkey system called System 842 allows companies to rapidly acquire surface mount technology at a lower cost than previous SMT systems. The System 842 includes the SPS-812 high-reliability stencil printer, the SMT-4090 robotic pick-and-place machine, and the VP-200 vapor-phase reflow solderer. Available now, it costs under $35,000, whereas other systems cost $100,000 and up.

The vacuum-frame stencil printer works on boards as large as 8 by 12 in. Precision adjustments along the X, Y, and Z axes ensure perfect registration of paste on the smallest of solder dots. The heart of the system is the pick-and-place machine, which handles chips supplied in bulk, on waffles, in sticks, or on tape. Fully outfitted, the system can place as many as 50 different parts.

The vapor-phase reflow solderer displays vapor and cooling-water temperatures on digital readouts.

Phone (201) 370-6800 [Circle 427]
THE GRAPHICS PROCESSOR AND GRAPHICS BUFFER PROVIDE QUICKER RESPONSE FOR CAE AND SOLIDS MODELING

SIlicon GraphiCS aDdS nETWORK SUPPORT

Faster Still. Sun's two graphics boards will work in the Sun 3/160 and a new work station based on the 20-MHz 68020.

Users of Sun Microsystems Inc.'s work stations can now add options that will speed up their graphics processing capability by 80%. Called Graphics Acceleration Options, the two-board set comprises the GP+ graphics processor and the GB graphics buffer.

The two boards afford faster response for two-dimensional applications, such as computer-aided engineering, and for 3-d applications, such as mechanical computer-aided design and solids modeling. The options can boost the graphics performance of the Sun 3/160 work station family and that of a family the company will unveil next month at the Siggraph show in Dallas. The new work stations will be built around the new 20-MHz version of Motorola's 68020 32-bit microprocessor.

Quick Draw. The drawing speed of the GP+ graphics processor is 20% faster than the previous-generation board. It has a vector drawing rate of 1.75 million pixels/s, as compared with 1.5 million pixel/s. It can transform, clip, and scale a 3-d image at a rate of 45,000 vectors/s as compared with the older board's 25,000 vectors/s.

The GP+ graphics processor architecture is based on two pipeline stages, the viewing processor and the painting processor. Each is implemented with a high-speed 29116 bipolar bit-slice processor from Advanced Micro Devices Inc. of Sunnyvale, Calif. The viewing processor also uses the 1232 and 1233 floating-point data-path chip set from Weitek Corp., Sunnyvale, to perform all transformation and clipping operations in floating-point coordinates, with no loss of performance. The chips are CMOS versions of previous-generation bipolar chips, the 1082 and 1083. They give the viewing process a speed 2½ times that of the previous version of the processor.

Sun expects even more performance once it adds Weitek's next generation of the data-path chips, called the 3132. On one chip, the multiply and add operations will work in parallel so that a multiply-and-accumulate operation can occur in 50 ns, half the time now required. In addition, the same chip also contains a divide capability and a lookup table. The chip is said to be the first to combine all three functions.

In performing a transformation, the GP+ viewing processor converts the image stored as a display list in the modeling-coordinate system into the device-coordinate system of the workstation CRT. The clipping operation removes any part of the image that is outside the viewing area of the CRT screen after the designer has zoomed in. The viewing processor passes its transformed image to the painting processor.

Dot to Dot. At this point, the drawing consists of a set of end points that resembles a connect-the-dots drawing. The painting processor not only connects the dots but colors in the spaces between. In addition, it performs hidden-surface removal at the same time.

The painting processor also performs Gouraud shading, the minimum shading required for solids modeling. Also known as smooth shading, Gouraud shading is a computationally intense technique used to render 3-d objects by interpolating the color and intensity of each pixel based on the end points of the polygons that make up an image being displayed on the workstation's screen. The result is a smooth transition of color change over the surface of the object.

The GB memory speeds hidden-surface removal in 3-d images. It functions as a 16-bit-per-pixel memory array for Z-buffer depth-sorting algorithms in 3-d applications. This helps boost the Gouraud shading rate, says Sun, because the hardware algorithm allows Z-buffer read operations to overlap with other functions.

The GP+ sells for $6,900, and the GB sells for $4,000. Both graphics boards can be delivered 60 days after receipt of order.

-Jonah McLeod

Sun Microsystems Inc., 2550 Garcia Ave., Mountain View, Calif. 94043.
Phone (415) 960-1300

New support for one popular engineering network and enhanced support for another will help Silicon Graphics Inc.'s work stations communicate with the variety of mainframes, minicomputers, and work stations its customers use. Now the Iris 3000 [Electronics, Feb. 10, 1986, p. 57] and Iris 2400 color graphics work stations can use the Network File System (NFS) from Sun Microsystems Inc. They also will be able to make wider use of the Defense Department's Transmission Control Protocol/Internet Protocol.

NFS, which operates independently of machine type or operating system, enables a work station to access a file on a remote work station as if it were a local file. The sharing of data in a heterogeneous network facilitates teamwork among engineers and cuts the amount of system administration by eliminating the need to keep redundant copies of files.

Three-Way Transfers. TCP/IP makes it possible to transfer files among the Mountain View, Calif., company's work stations operating under AT&T Co.'s Unix operating system and Digital Equipment Corp. VAX and MicroVAX computers running under the VMS operating system, or IBM Corp. mainframe computers operating under the MVS environment. The new TCP/IP implemen-
POWER LINK. Options let Silicon Graphics' work stations link to powerful computers.

Silicon Graphics puts the program code for the TCP/IP transfer protocol in its Unix kernel, not in the Ethernet controller board. Locating the code in the kernel allows Silicon Graphics to fully support and control the TCP/IP capability. The VMS operating system can use the TCP/IP to access the Silicon Graphics Remote Graphics Library. The Silicon Graphics Unix TCP/IP communication supports run concurrently with Decnet, DEC's version of Ethernet.

For the Silicon Graphics TCP/IP software to function properly, the TCP/IP implementation on a DEC computer must be DEC's own or the one from the Wollongong Group of Palo Alto. Similarly, the TCP/IP on an IBM mainframe must be provided by IBM or the Wollongong Group. With the IBM MVS interface, Silicon Graphics provides 3270 communications and file-transfer capability.

The TCP/IP software sells for $1,200, and NFS sells for $2,000; the IBM MVS host link will be no more than $5,000. The Graphics Library Software for DEC will sell for $1,200. The new capabilities will be announced later this month, at the Aug. 18-22 Siggraph conference being held in Dallas. All products will be available in November. —Jonah McLeod

Phone (415) 960-1980 [Circle 340]

ROM BIOS SOFTWARE BOWS FOR 80386

Designers who want to bring to market an Intel 80386-based computer that maintains compatibility with the IBM Corp. Personal Computer family can use the new ROM Bios from Phoenix Technologies Ltd. The Phoenix Bios supports the new features designed into the 80386, including extended CPU diagnostics, full 32-bit memory testing, support for the 8087 numeric coprocessor, and support for processing speeds of up to 20 MHz.

It also takes advantage of the BIOS-related function of switching between real and protected modes, used for such tasks as virtual-disk or overlay management. Unlike the company's previous Bios firmware, the 386 Bios is not an emulation of a new IBM hardware environment, but it has been written expressly for the 80386 while maintaining compatibility with the PC AT.

The ROM Bios is available now. The company won't divulge a specific price but has a flexible licensing fee plus a royalty pricing schedule.

Phone (617) 769-7020 [Circle 345]

68020-BASED SYSTEM SUPPORTS 64 USERS

Cromemco's latest 68020-based supermicrocomputer supports up to 64 users. The CS420 system, which runs under the Unix 5.2 operating system, also boasts a 68881 math coprocessor and up to 16 megabytes of error-correcting memory. The system has been benchmarked at 1.05 million Whetstones, ow-

80387 numeric coprocessor, and extended CPU diagnostics. Full 32-bit memory testing, support for the 8087 numeric coprocessor, and support for processing speeds of up to 20 MHz.

It also takes advantage of the BIOS-related function of switching between real and protected modes, used for such tasks as virtual-disk or overlay management. Unlike the company's previous Bios firmware, the 386 Bios is not an emulation of a new IBM hardware environment, but it has been written expressly for the 80386 while maintaining compatibility with the PC AT.

The ROM Bios is available now. The company won't divulge a specific price but has a flexible licensing fee plus a royalty pricing schedule.

Phone (617) 769-7020 [Circle 345]

68020-BASED SYSTEM SUPPORTS 64 USERS

Cromemco's latest 68020-based supermicrocomputer supports up to 64 users. The CS420 system, which runs under the Unix 5.2 operating system, also boasts a 68881 math coprocessor and up to 16 megabytes of error-correcting memory. The system has been benchmarked at 1.05 million Whetstones, ow-

80387 numeric coprocessor, and extended CPU diagnostics. Full 32-bit memory testing, support for the 8087 numeric coprocessor, and support for processing speeds of up to 20 MHz.

It also takes advantage of the BIOS-related function of switching between real and protected modes, used for such tasks as virtual-disk or overlay management. Unlike the company's previous Bios firmware, the 386 Bios is not an emulation of a new IBM hardware environment, but it has been written expressly for the 80386 while maintaining compatibility with the PC AT.

The ROM Bios is available now. The company won't divulge a specific price but has a flexible licensing fee plus a royalty pricing schedule.

Phone (617) 769-7020 [Circle 345]

68020-BASED SYSTEM SUPPORTS 64 USERS

Cromemco's latest 68020-based supermicrocomputer supports up to 64 users. The CS420 system, which runs under the Unix 5.2 operating system, also boasts a 68881 math coprocessor and up to 16 megabytes of error-correcting memory. The system has been benchmarked at 1.05 million Whetstones, ow-

80387 numeric coprocessor, and extended CPU diagnostics. Full 32-bit memory testing, support for the 8087 numeric coprocessor, and support for processing speeds of up to 20 MHz.

It also takes advantage of the BIOS-related function of switching between real and protected modes, used for such tasks as virtual-disk or overlay management. Unlike the company's previous Bios firmware, the 386 Bios is not an emulation of a new IBM hardware environment, but it has been written expressly for the 80386 while maintaining compatibility with the PC AT.

The ROM Bios is available now. The company won't divulge a specific price but has a flexible licensing fee plus a royalty pricing schedule.

Phone (617) 769-7020 [Circle 345]

68020-BASED SYSTEM SUPPORTS 64 USERS

Cromemco's latest 68020-based supermicrocomputer supports up to 64 users. The CS420 system, which runs under the Unix 5.2 operating system, also boasts a 68881 math coprocessor and up to 16 megabytes of error-correcting memory. The system has been benchmarked at 1.05 million Whetstones, ow-

80387 numeric coprocessor, and extended CPU diagnostics. Full 32-bit memory testing, support for the 8087 numeric coprocessor, and support for processing speeds of up to 20 MHz.

It also takes advantage of the BIOS-related function of switching between real and protected modes, used for such tasks as virtual-disk or overlay management. Unlike the company's previous Bios firmware, the 386 Bios is not an emulation of a new IBM hardware environment, but it has been written expressly for the 80386 while maintaining compatibility with the PC AT.

The ROM Bios is available now. The company won't divulge a specific price but has a flexible licensing fee plus a royalty pricing schedule.

Phone (617) 769-7020 [Circle 345]

68020-BASED SYSTEM SUPPORTS 64 USERS

Cromemco's latest 68020-based supermicrocomputer supports up to 64 users. The CS420 system, which runs under the Unix 5.2 operating system, also boasts a 68881 math coprocessor and up to 16 megabytes of error-correcting memory. The system has been benchmarked at 1.05 million Whetstones, ow-

80387 numeric coprocessor, and extended CPU diagnostics. Full 32-bit memory testing, support for the 8087 numeric coprocessor, and support for processing speeds of up to 20 MHz.

It also takes advantage of the BIOS-related function of switching between real and protected modes, used for such tasks as virtual-disk or overlay management. Unlike the company's previous Bios firmware, the 386 Bios is not an emulation of a new IBM hardware environment, but it has been written expressly for the 80386 while maintaining compatibility with the PC AT.

The ROM Bios is available now. The company won't divulge a specific price but has a flexible licensing fee plus a royalty pricing schedule.

Phone (617) 769-7020 [Circle 345]
$195 CARD ADDS GRAPHICS TO APPLE II

An inexpensive card adds monochrome graphics capabilities to the Apple II and IIe computers. The Grafex card supports a display resolution of 640 by 400 pixels and draws at 500,000 pixels/s.

The basic card comes with 32-K bytes of memory. If the memory is increased to 128-K bytes, screen resolution increases to 640 by 1,600 pixels.

To aid in software development, the company provides Dimensions, an assembly-language driver that can be called from Applesoft and provides plotting, character generation with multiple fonts, and screen dumps.

The Grafex card sells for $195, and the Dimensions software is an additional $45. Both are available now.

Ray Dahlby Electronics, Department 225, Box C 34069, Seattle, Wash. 98124

COLOR PRINTER MAKES COPIES IN 2.5 MINUTES

The model 4696 color ink-jet printer, a desktop personal printer, turns out graphics hard copies on paper or transparency media in 2.5 min. When combined with the 4510A color graphics rasterizer, the result is a system that features 120-dots/in. resolution, a palette of 130,000 colors, and image-queueing and multiple-copy capabilities.

The system is host-based. As a shared plotting resource for ASCII-based computers, the combination of printer and rasterizer is priced at $6,995. A system for use with an IBM Corp. EBCDIC-based 3270 host costs $8,995.

The printer alone, including start-up supplies and interface cable, costs $1,795. The 4696 will be sold as a companion printer to the maker’s line of display terminals and color-graphics workstations.

Tektronix Inc., P.O. Box 1700, Beaverton, Ore. 97075.

Phone (503) 644-0161 [Circle 346]
If you still believe in her, help finish the job.

The Statue of Liberty - Ellis Island Foundation, Inc.
P.O. Box 1986, Dept. ABP, New York, New York 10018

I'd like to help Save The Lady. Enclosed is my tax deductible contribution for:

☐ $10  ☐ $25  ☐ $50  ☐ $100  ☐ $500  ☐ Other $_____.

Please make checks payable to: Statue of Liberty.

☐ Check enclosed. Or please charge my ☐ MasterCard ☐ VISA ☐ American Express

☐ Please let me know how my company can help.

Mr.
Mrs.
M.

NAME (Please Print)  SIGNATURE (Required if using credit card.)

COMPANY NAME

STREET

CITY  STATE  ZIP

KEEP THE TORCH LIT®

© 1985 The Statue of Liberty - Ellis Island Foundation

STAY LONGER IN EUROPE ON THE MONEY YOU SAVE TOURING EUROPE IN YOUR NEW MERCEDES-BENZ.

Plan to make European delivery of a new Mercedes-Benz part of your 1986 European vacation plans. Select any 1986 gasoline or diesel model,* pick it up at the factory European Delivery Center—and embark on a deluxe driving vacation. Avoiding costly rentals while saving on the price of your new Mercedes-Benz. Send coupon for a free European Delivery brochure today.

*Subject to availability.

Send coupon to: MHAU86-13
Mercedes-Benz of North America, Inc.
Marketing Communications Division
One Mercedes Drive, Montvale, NJ 07645

Name  Address
City  State  Zip

Bonds held less than five years earn lower rates. Bonds purchased before 1/1/82 earn market-based rates when held beyond 1/1/82 and held at least five years. Bonds purchased before 1/1/82 earn market-based rates when held beyond 1/1/82 and held at least five years. Bonds purchased before 1/1/82 earn market-based rates when held beyond 1/1/82 and held at least five years.

**International Test Conference 1986**

IEEE Computer Society (P.O. Box 264, Mt. Freedom, N.J. 07970), Sheraton Washington, Washington, Sept. 8-12.

**Midcon '86, IEEE et al.** (Electronic Conventions Management, 8110 Airport Blvd., Los Angeles, Calif. 90045), Dallas Convention Center, Dallas, Sept. 9-11.

**European Simulation Congress**

Society for Computer Simulation (Ghislain C. Vansteenkiste, University of Ghent, Coupure Links 653, B-9000 Ghent, Belgium), Antwerp, Belgium, Sept. 9-12.

**Electronic Materials Management Conference**

Electronic Materials Report (111 Main St., Los Altos, Calif. 94022), Hyatt, Palo Alto, Sept. 10-12.

**1986 Bipolar Circuits and Technology Meeting**

IEEE (John Shier, VTC Inc., 2800 E. Old Shakopee Rd., Bloomington, Minn. 55420), Hyatt Regency Hotel, Minneapolis, Sept. 11-12.


**Fiber LASE '86**

Society of Photo-Optical Instrumentation Engineers (P.O. Box 10, Bellingham, Wash. 98227), Hyatt Regency, Cambridge, Mass., Sept. 14-25.

**Intercomm '86**

International Communications Exhibition and Conference for Science & Technology, Cahners Exposition Group (P.O. Box 70007, Washington, D.C. 20008), Exposition Center, Beijing, China, Sept. 15-20.

**1986 IEEE International Electronic Manufacturing Technology Symposium**


**International Videotex Industry Exposition and Conference**

Videotex Industry Association (1901 N. Fort Myer Dr., Suite 200, Rosslyn, Va. 22209), Marriott Marquis Hotel, New York, Sept. 15-17.

**Independent Power Generation Conference and Exhibition**


**IEEE International Symposium on Electromagnetic Compatibility**

IEEE (George Ufen, GRU Associates, 1105 E. Commonweal Ave., Fullerton, Calif. 92631), Town and Country Hotel, San Diego, Sept. 16-18.

**International Broadcasting Convention**


**Electronics and Aerospace Systems Conference '86**


**EOS/ESD Symposium: Electrical Overstress/Electrostatic Discharge Symposium**

Michael E. Martin, 2111 W. Braker Lane, Austin, Texas 78759-2963), Riviera Hotel, Las Vegas, Sept. 23-25.

**International Videotex Industry Exposition and Conference**

Videotex Industry Association (Cahners Exposition Group, 999 Summer St., Stamford, Conn. 06906), Jacob Javits Convention Center, New York, Sept. 25-25.

**IECON '86**


**1986 Applied Superconductivity Conference**

# Advertisers Index

<table>
<thead>
<tr>
<th>Company Name</th>
<th>Page Numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Advanced Micro Devices</td>
<td>6, 7</td>
</tr>
<tr>
<td>Aeroflex Laboratories</td>
<td>13</td>
</tr>
<tr>
<td>AMP Incorporated</td>
<td>110, 111</td>
</tr>
<tr>
<td>Analog Devices Inc.</td>
<td>128, 129, 131, 133, 135, 137</td>
</tr>
<tr>
<td>Best Western</td>
<td>139</td>
</tr>
<tr>
<td>Carlingswitch Inc.</td>
<td>112</td>
</tr>
<tr>
<td>D.A.T.A. Inc.</td>
<td>70</td>
</tr>
<tr>
<td>Data General Corp.</td>
<td>120</td>
</tr>
<tr>
<td>Data Translation</td>
<td>24</td>
</tr>
<tr>
<td>Deteronics Inc.</td>
<td>116</td>
</tr>
<tr>
<td>Digital Equipment Corporation</td>
<td>14-15</td>
</tr>
<tr>
<td>Electronics Buyers Guide</td>
<td>117, 118, 119</td>
</tr>
<tr>
<td>Eni</td>
<td>19</td>
</tr>
<tr>
<td>Fairchild Semiconductor</td>
<td>75-80</td>
</tr>
<tr>
<td>Fujitsu Ltd.</td>
<td>34</td>
</tr>
<tr>
<td>General Electric Plastics</td>
<td>48, 49</td>
</tr>
<tr>
<td>GENRAD</td>
<td>34, 35</td>
</tr>
<tr>
<td>Gould AML</td>
<td>84, 85</td>
</tr>
<tr>
<td>Hewlett Packard Co.</td>
<td>39, 40, 41</td>
</tr>
<tr>
<td>Hitachi America Inc. Ltd.</td>
<td>96</td>
</tr>
<tr>
<td>Hitachi Maxell</td>
<td>47</td>
</tr>
<tr>
<td>Industrial Computer Design</td>
<td>8</td>
</tr>
<tr>
<td>Intotek Systems</td>
<td>43</td>
</tr>
<tr>
<td>Inmos Corporation</td>
<td>10, 11, 45</td>
</tr>
<tr>
<td>Iskra</td>
<td>109</td>
</tr>
<tr>
<td>ITT Cannon MicroTech Div.</td>
<td>1</td>
</tr>
<tr>
<td>Karl Leister</td>
<td>12</td>
</tr>
<tr>
<td>LeCroy Corporation</td>
<td>9</td>
</tr>
<tr>
<td>Magnecraft Electric Company</td>
<td>107</td>
</tr>
<tr>
<td>Matrox Electronic Systems Ltd.</td>
<td>49 C</td>
</tr>
<tr>
<td>Mercedes Benz of NA</td>
<td>139</td>
</tr>
<tr>
<td>MicroSim Corporation</td>
<td>37</td>
</tr>
<tr>
<td>Mitel Corporation</td>
<td>2</td>
</tr>
<tr>
<td>Mitsubishi</td>
<td>28</td>
</tr>
<tr>
<td>Motorola Semiconductor Products Inc.</td>
<td>23</td>
</tr>
<tr>
<td>OKI Semiconductor Inc.</td>
<td>17, 18</td>
</tr>
<tr>
<td>Orbit Semiconductor Inc.</td>
<td>33</td>
</tr>
<tr>
<td>Perkin Elmer Semiconductor Equipment Group</td>
<td>2nd C</td>
</tr>
<tr>
<td>Philips T&amp;M</td>
<td>35</td>
</tr>
<tr>
<td>Rockwell International</td>
<td>27</td>
</tr>
<tr>
<td>Seiko Instrument</td>
<td>28</td>
</tr>
<tr>
<td>Sequent Computer Systems</td>
<td>102, 103</td>
</tr>
<tr>
<td>Siemens AG</td>
<td>86, 87</td>
</tr>
<tr>
<td>Siemens AG</td>
<td>13, 33</td>
</tr>
<tr>
<td>Silicon Systems Incorporated</td>
<td>20</td>
</tr>
<tr>
<td>Teradyne Inc.</td>
<td>46, 47</td>
</tr>
<tr>
<td>Texas Instrument</td>
<td>51-58</td>
</tr>
<tr>
<td>Toshiba Semiconductor</td>
<td>15</td>
</tr>
<tr>
<td>Value Line Inc.</td>
<td>101</td>
</tr>
<tr>
<td>VLSI Technology</td>
<td>93, 94, 95</td>
</tr>
<tr>
<td>Wandel Goltermann</td>
<td>49</td>
</tr>
<tr>
<td>Wintek Corporation</td>
<td>3rd C</td>
</tr>
</tbody>
</table>

## Classified Advertising

- **American Inventors Corporation**: 138
- **Omaion Inc**: 138
- **T-Cubed Systems**: 138
- **ZTEC**: 138

For more information of complete product line see advertisement in the latest Electronics Buyers Guide.

Advertisers in Electronics International

Advertisers in Electronics domestic edition

Advertisers in Special Advertising Section

# Advertising Sales Staff

- **Atlanta, GA. 30319**: Joseph Milroy
  - 4170 Ashford-Dunwoody Road N.E.
  - 1404 252-0626

- **Boston, Mass. 02116**: M. E. "Casey" McKibben, Jr.
  - 575 Boylston St.
  - 1617 262-1160
  - 633-0515
  - Mobile Phone

- **Chicago, IL. 60611**: William J. Walker
  - [312] 751-3738
  - 645 North Michigan Avenue
  - Cleveland, Ohio 44113
  - [216] 496-3800

- **Costa Mesa, Calif. 92626**: Fran Crowon
  - 3001 Red Hill Ave. Bldg. 1
  - [714] 557-6292

- **Dallas, Texas 75240**: Harry B. Doyle, Jr.
  - 5151 Bell Lane Road, Suite 907
  - [214] 458-2400

- **Englewood, Co. 80112**: Harry B. Doyle, Jr.
  - 7400 South Alton Court Suite 111
  - [303] 740-4633

- **Houston, Texas 77040**: Harry B. Doyle, Jr.
  - 7600 West Tidwell, Suite 500
  - [713] 462-9757

- **Los Angeles, Calif. 90010**: Chuck Crowe
  - 3330 Wilshire Blvd.
  - [213] 499-5210

- **New York, N.Y. 10020**: Matthew T. Resecka
  - 512-3617
  - John Galle [212] 512-4420
  - 1291 Avenue of the Americas

- **Chicago, Ill. 60611**: William J. Walker
  - 312-751-3738
  - 645 North Michigan Avenue

- **Stamford, Ct. 06902**: Albert J. Ledel
  - 777 Long Ridge Road. Bldg. A
  - [203] 968-7115

- **San Antonio, Ca. 94404**: Larry Goldston, Jeffrey C. Hoopes, William H. Sletg
  - 3rd Floor
  - 951 Mission's Island Blvd
  - [415] 349-4100

- **Philippines, Pa. 19102**: Joseph Mikroy
  - Three Parkway, [215] 496-3800

- **Pittsburgh, Pa. 15222**: Joseph Mikroy
  - Suite 215, 6 Gateway Center, [215] 496-3800

- **Southfield, Michigan 48075**: 4000 Town Center, Suite 770, Tower 2
  - [313] 352-9760

- **San Francisco, Calif. 94111**: Larry Goldston, Jeffrey C. Hoopes, William H. Sletg
  - 425 Battery Street
  - [415] 362-4600

- **Frankfurt/Main**: Fritz Krusebecker, Dieter Rothenbach
  - 19 Liebigstrasse, Germany
  - Tel. 72.01-81

- **Milan**: Manuela Capuano
  - 1 via Baracchini, Italy
  - Tel 86-90-681

- **Paris**: Jean - Christian Acis, Alain Faure
  - 128 Faubourg Saint Honore, 75008 Paris, France
  - [1] 89-008-081

- **Scandinavia**: Andor Kamin
  - Formedaodagan
  - S-131 31 Nacka
  - Sweden
  - Tel: 46-8-400500
  - Telex: 17951 AKA S

- **Tokyo**: Hirokazu Morita
  - McGraw-Hill Publications Overseas Corporation, Kasumigaseki Building 2-5, 3-chome, Kasumigaseki, Chiyoda-Ku, Tokyo, Japan
  - [581] 9811

- **United Kingdom**: Art Schelfer
  - 34 Dover Street, London WI
  - Tel 01-493-1451

# Business Department

- **Thomas E. Vachon**: Director of Operations
  - [212] 512-2627

- **Leon Irgang**: Circulation Director
  - [609] 426-5542

- **Roseann Lehmann**: Office Administrator
  - [212] 512-3469

- **Customer Service**: [212] 512-6643

- **Frances M. Vailone**: Mgr. Marketing Adm.
  - [212] 512-6056

- **Patricia Parks**: Billing Specialist
  - [212] 512-2556

- **Thomas M. Egans**: Production Director
  - [212] 512-3140

- **Carol Gallagher**: Production Manager
  - [212] 512-2045

- **Evelyn Dillon**: Production Manager Related Products
  - [212] 512-2044

# Classified Advertising

- [212] 512-2556

# Recruitment Advertising

- **Susan Barnes-Ronga**: [212] 512-2556
EUROPE'S APPETITE FOR CHIPS GROWS
Western Europe's chip market will grow by 18% a year for the next decade—faster than that of any other region, according to Dataquest UK Ltd. Between 1975 and 1985, the Western European semiconductor market nearly tripled—from $1.6 billion to about $4.6 billion—and it now accounts for about 17% of the global chip market. Looking into the next decade, Dataquest expects the market to hit the $25 billion mark by 1996.

SIEMENS, GTE START JOINT VENTURE
Siemens AG and GTE Corp. have finally agreed to set up a telecommunications-equipment joint venture after nearly a year of negotiations [Electronics, Jan. 27, 1986, p. 8]. Munich-based Siemens will own an 80% stake in the still-unnamed venture, which will probably be headquartered in the U.S. The new company will market GTE's transmission systems internationally and will sell both parents' switching equipment—EWSDs from Siemens and GTD-5s from its Stamford, Conn., partner—to markets outside the U.S. In the U.S. Siemens and GTE will continue to sell their switching gear independently.

DEC EARNINGS JUMP BY 38%
While giant IBM Corp. is mired in the general economic slowdown, the nation's second-largest computer maker, Digital Equipment Corp., is rushing along without any signs of difficulty. Profits for the Maynard, Mass., company jumped 38% to $617 million for the year ended June 28, as revenues rose 14% to nearly $7.6 billion. Fourth-quarter profits leaped 138% to $238 million and revenues rose 17%. DEC's networking ability and revamped product line are at the heart of the strong showing, analysts say. DEC is expected to continue to roll out new products at its present fast pace, with new low-end computers slated for introduction later this year.

U.S. ELECTRONICS JOBS HOLD STEADY
Employment in the U.S. electronics industry held steady through the first quarter of 1986, according to the American Electronics Association. But employment is still down 1.6% from first-quarter 1985 levels. The software, programming, and components businesses accounted for about half of the industry's 12,000 new jobs, but those gains were more than offset by an equal number of layoffs by semiconductor and computer makers.

MESSERSCHMITT SIGNS ASIC DEAL
The leading aerospace company in West Germany, Messerschmitt-Bölkow-Blühm GmbH, is getting its toes wet in application-specific integrated circuits. MBB is set to announce a three-year, $5 million deal with two San Jose, Calif., ASIC houses—International Microelectronic Products and the Micro Linear Corp. The former makes bipolar linear devices and the latter digital CMOS chips. The deal is the first sizable venture into ASICs for MBB, the largest European NATO contractor.

DRI PICKS OBUCH TO RUN OPERATIONS
Digital Research, Inc., an ailing Monterey, Calif., developer of microcomputer software, is shuffling its executives in an attempt to strengthen its operations. Robert Obuch, a Multimate International executive who left when that company was bought by Ashton-Tate last year, joins DRI as chief operating officer, and senior vice president John Hiles is switching his responsibilities from engineering to business development. The moves free president John Rowley for a strategic role after a hands-on stint as his own director of marketing.

ITALTEL MAY MERGE WITH TELETTA
Merger mania continues to flutter throughout the European telecommunications industry. Italy's once-troubled equipment supplier, Italtel SpA, is pursuing a joint venture to further increase its domestic sales potential. The company is exploring a partial or total merger with Milan neighbor TeleTTra SpA to strengthen itself in the competitive and overcrowded telecommunications market.

APPLE'S YOCUM GETS NO. 2 SPOT
For the first time since founder and former chairman Steven Jobs left Apple Computer Corp., the company has a computer veteran running its operations. President John Sculley, a marketing whiz with background in the soft drink business, promoted Del Yocum to chief operating officer, a new post. Yocum had been general manager of the Cupertino, Calif., company's Apple II group.

DATA GENERAL RAISES PRICES
Data General Corp. is boosting prices on about 40% of its product line. The Westboro, Mass., company has increased by 6% the cost of products announced before February 1986—including the top-selling MV/10,000 superminicomputer. Data General says the hikes "will bring profit margins on older products in line with margins on newer products." George Colony, an analyst at Forrester Research, Cambridge, Mass., says the move is aimed at steering customers to the company's newer products, which are not selling as well as expected.

TANDY LOWERS ANTE FOR PCS
Tandy Corp. last week fired a twin salvo in the personal computer war. A scant three months after IBM Corp. cut its wholesale prices by as much as 18%, the Fort Worth, Texas, consumer electronics giant has introduced five new models—all of them cheaper than competing IBM products—and says it will pursue the office market with a new 1,500-member sales force. So far, Tandy has sold its machines only through its nationwide chain of Radio Shack stores.

IBM DELIVERS FIRST VHSIC CHIPS
IBM Corp. is delivering the first packaged test chips built under Phase II of the Defense Department's Very High Speed Integrated Circuits program. Using 0.5-µm geometries, the chips contain memory and a multiplier, and will be used at the U.S. Army Lab Command, Fort Monmouth, N.J., to evaluate the new technology. They are housed in 40-pin DIPs.

TI HAS FIRST PROFIT SINCE '85
Texas Instruments Inc. declared its first profitable quarter since the first quarter of 1985. TI earned $12.3 million on sales of $1.2 billion in the second quarter ended June 30, ending the longest financial drought in its history. Last year, TI reported a $3.9 million loss on nearly identical revenue. Company president Jerry R. Junkins says TI's semiconductor business is nearing the break-even point and its computer equipment group has turned around to register a profit. Now TI plans to lift an eight-month-old wage freeze.
If the card below has already been used, you may obtain the needed information by writing directly to the manufacturer, or by sending your name and address.

plus the Reader Service number and issue date, to Electronics Reader Service Department, P.O. Box 2713, Clinton, Iowa 52735.

YES, please enter my subscription to Electronics for one year.

SUBSCRIPTION CARD

Please start my one year subscription to Electronics at once. You may bill me after service starts and advise on how to forward payment in the currency of my country or in dollars directly to New York.

Name _______ Title _______

Company _______

Company Address _______

City _______

Country _______ Postal Code _______

Signature _______

Subscriptions are normally entered within 4 weeks, but please allow 8 weeks for shipment.

Subscriptions are normally entered within 4 weeks, but please allow 8 weeks for shipment.
For additional information on products advertised, new products or new literature, use this business reply card.

Complete entire card. Please print or type.
Circle the number on the Reader Service postcard that corresponds to the number at the bottom of the advertisement, new product item, or new literature in which you are interested.
To aid the manufacturer in filling your request, please answer the three questions.

All inquiries from outside the U.S. that cannot reach Electronics before the expiration date noted on the Reader Service postcard must be mailed directly to the manufacturer. The manufacturer assumes all responsibilities for responding to inquiries.

Subscriptions & Renewals
Fill in the subscription card adjoining this card. Electronics will bill you at the address indicated on the card.

Place correct airmail postage here for faster service.
smARTWORK® lets the design engineer create and revise printed-circuit-board artwork on the IBM Personal Computer. You keep complete control over your circuit-board artwork—from start to finish.

And smARTWORK® is reliable. When we couldn't find a package that was convenient, fast, and affordable, we created smARTWORK® to help design our own microcomputer hardware. We've used it for over two years, so we know it does the job.

That's why we offer every design engineer a thirty-day money-back no-nonsense guarantee. smARTWORK® advantages:

- Complete interactive control over placement and routing
- Quick correction and revision
- Production-quality 2X artwork from a pen-and-ink plotter
- Prototype-quality 2X artwork from a dot-matrix printer
- Easy to learn and operate, yet capable of sophisticated layouts
- Single-sided and double-sided printed circuit boards up to 10 x 16 inches
- Multicolor or black-and-white display

System Requirements:

- IBM Personal Computer, XT, or AT with 320K RAM, 2 disk drives, and DOS Version 2.0 or later
- IBM Color/Graphics Adapter with RGB color or black-and-white monitor
- IBM Graphics Printer or Epson FX/MX/RX series dot-matrix printer
- Houston Instrument DMP-41 pen-and-ink plotter
- Microsoft Mouse (optional)

The Smart Buy

At $895, smARTWORK® is proven, convenient, fast—and guaranteed. Call us today. And put smARTWORK® to work for yourself next week. Try it for 30 days at absolutely no risk. That's smart work.

Wintek Corporation
1801 South Street
Lafayette, IN 47904-2993
Telephone: (317) 742-8428
Telex: 70-9079 WINTEK CORP UD

In Europe contact RIVA Terminals Limited, Woking, Surrey GU21 5JY ENGLAND. Telephone: 04862-71001, Telex: 859502

"smARTWORK", "Wintek" and the Wintek logo are registered trademarks of Wintek Corporation.
Powerful, single board imaging and graphics systems for the VMEbus.

A requirement for high performance graphics or imaging is no longer a limitation for designers who are building on strengths of the VMEbus. Matrox has brought its video board expertise to the VMEbus with two powerful new single board products. You'll know them as the masterstroke. Call us, and you'll understand why.

**VG-640 Color Display Processor**
- Versatile high level 2D/3D command set
- 640 X 489 X 8 bit resolution
- 256 colors from a palette of 262,144
- 32 K-bit display list processor
- 35,000 vectors/second drawing speed
- single VME dual height board

**VIP-1024 Real-Time Image Digitizer**
- Single board input, output, storage
- 1024 X 1024 X 8 bit frame buffer
- 512 X 512 X 8 bit display resolution
- Internal or gen-lock sync capability
- 8 bit flash frame grabber
- 256 colors from a palette of 16.7 million