
The 6809 Companion

M. JAMES



THE ARRY

done

Ballom to Batters H. B. C. S.

BERNARD BABANI (HOBIISDING) LID THE BRAMPIANS SHEPHERDS BUSH ROAD LONDON WA ZNF ENGLAND First Published - February 1982

Entish Library Cataloguing in Publication Data James, M

The 6809 companion. L. Matorola 6809 (computer) L. Title 001.64:04 QA75-9-M6/

ISBN 0 85934 077 5

PREPACE

The SCO Companion" was written for the average assembly language

It is not a beginner's introduction to microprocessors in

personal but a discussion of the features of the 6809 and a reference work

to the SCO programmer in particular.

is becoming more and more important as industry and more po to more sophisticated microprocessors. Tandy have introduced the TSR 60 color computer based on the 6007, both have chosen a 6502/6807 combination for their Micro/main most 7000, a 8807 card, "The Nill", has been made available for the made available for the most personal computing on a new 68000 section. With the big three of personal computing leaving the most be something good about Motorela's

The early chapters cover the elementary detail of the 6009 and its seembly language. Later chapters deal with more advanced topics such as interrupt handling and programming style. Chapter seven is included for the 6000 programmer needing help in converting programs to the 6009, although the subject of this book is tackles from a programmer's point of use a bribe examination of some common hardware using the 6009 is given in chapter eight.

I have attempted to include in one book as much as possible of the operation that I use in my own everyday programming of the 6809. This is difficult task in that in order to keep the book to a reasonable length much of the obvious and existic has to be excluded, thus risking making the text frustrating to the beginner and expert alike! My selection of important items has been guided by consideration of what a programmer used to programming another machine would need to know to recognise that was social about the 5009.

This text was prepared using a combination of the following equipment and software:

SHTP 120K UNDFLEX SYSTEM, TSC TEXT PROCESSOR/EDITOR
GENEX SAS FLEX SYSTEM, TSC TEXT PROCESSOR/EDITOR
DECIMAL TEXT PROCESSOR
DECIMAL TEXT PROCESSOR

CONTENTS

							req
DWITH DE 1	INTRIDUCTION	TO THE	6999				1
71w 1004							1
The 6881							2
The 60000							2
Comparation	e Fower of the	. 4897 ·					3
-	The same of the sa	SER.					
OWFIER TWO :	RECESTER AND	OPERAT	TOMS .				4
	sny Model						
	lators A. B. I						
The Otrect	Page Register	IDP)					5
	Registers X, 1						
	Painters U. S						
	· Counter PC						
	ion Code Regis						
Arithmetic	and the Condi	tion Co	des		200		
Die Conditi	ion Code Regis	other and	Brock	h In	drue	time	. 1
	etic and the I						
	oding						
			00707		200		534
OWITER THESE	ACCRESSING			44			II
Ways of As	trecuing firece						11
	Hodes of the						
Inherent .				140			-12
							- CAT
	ended						
	d						
	viewed						
Accumilator	Indexed						.15
	era/Decresent						
	idressing						
	dended						
	ffset Indexed						
	Indened Indi						
	ent/Secrement						
	ndeelendent Cod						
A STATE OF THE PARTY OF THE PAR							100.00

CHAPTER FINES THE SASTRACTION SET	ZI
Abbreviations that	22
ARRY Operation Codes	.23
Indused Addressing Hodes Extra Time and Newcry	51
Stacking Order	34
Branch Groups	.55
OWNER FIVE: DITESTUP INVOLDED	.56
Intermets	.58
6887 Interrupts	ST
Non Mackable Interrupt (MII)	.57
Fast Interrupt Request (FIRG)	
Internet Sussect (ISS)	
	.58
Interrupt Related Instructions	
Hotes on Interrupt Hardwere	59
Consend Considerations on Interrunt Programming	70
PRINCES CONTRACTORS OF THE LAND LAND ASSESSED.	
OWPTER SIX: PRODUMEDIG STYLE	.61
Efficiency or Elegance	-63
Structure	45
Elegant Programming	4.5
Figure Independence	-67
Modular Programming	
	-64
ACCURATION COMPANY OF THE PARTY	
total Probabined Superson States	.48
Local, Clobal and Temporary Storage	465
Local, Clobal and Temorrary Storman	.57
Local, Clobal and Temporary Storage	.57
Local, Clobal and Temorrary Storman	.57
Efficiency	67 69
Efficiency Secial Data Types Disc and Two-Disconstant Arrests Dearter Sciency Commercial Section Processes Dearter Sciency Commercial Section Processes	.57 .59
DWFTER SEVEN: COMMERTING SERE PRODRAWS Simulated ABMA Instructions	.79 .79 .71
Local, Clobal and Temporary Storage Efficiency Sectial Data Sawa Disc and Two-Dimensional Arrays. DWFTER SEVEN: COMMERTING SERV PROCESSES Simulated ADMA Instructions The Section Stack	37 39 371 371
Local Clobal and Temporary Storage Efficiency Special Data Types Dio- and Two-Dimensional Arraya- DWFTER SEVEN: COMMERTING SERO PROCESSES Simulated 8810 Instructions The System Stack Condition Coders and Branches	.57 .59 .70 .71 .71
Local, Clobal and Temporary Storage Efficiency Special Data Types Disc and Two-Dimensional Arrays. DWFTER SEVEN: COMMERTING Seft PRODERVS Simulated ABM Instructions The System Stack Gammaic English and Branches. Dure and Learner Programs.	37 38 370 371 373 374
Local Clobal and Temporary Storage Efficiency Special Data Types Disc and Two-Disconsismal Arrests. DWFTER SEVEN: COMMERTING SERE PRODERVES Simulated ABMA Instructions The System Stack Constituen Codes and Branches Pure and Impure Programs.	
Local, Clobal and Temporary Storage Efficiency Special Data Types Disc and Two-Dimensional Arrays. DWFTER SEVEN: COMMERTING Seft PRODERVS Simulated ABM Instructions The System Stack Gammaic English and Branches. Dure and Learner Programs.	
Local Clobal and Temporary Storage Efficiency Special Data Types Disc and Two-Disconsismal Arrests. DWFTER SEVEN: COMMERTING SERE PRODERVES Simulated ABMA Instructions The System Stack Constituen Codes and Branches Pure and Impure Programs.	
Efficiency Sectial Data Types Dis- and Two-Disconstant Arress. DWFTER SELEN: COMMERTING SERE PRODERTS Simulated ABMA Instructions The System Stack Condition Codes and Branches. Pure and Lepure Programs. Time Langth of Code	.87 .89 .70 .71 .71 .75 .76
DWATER SEVEN: COMMERTING SERE PRODUCTS Simulated ABMA Instructions The System Stack Condition Codes and Branches Pure and Lepure Programs Time Langth of Code DWATER CIDAT: 4889 SASED COMPUTER SYSTEMS.	が、おれている。
Local, Clobal and Temporary Storme Efficiency Sectial Data Faces Disc and Two-Discontinual Arress. DWFTER SEVEN: COMMERTING SERV PROCESSES Simulated ABMA Instructions The Section Stack Condition Codes and Branches. Pure and Impure Programs. Time Langth of Code DWWTER CIDNES ABMY SASED COMPUTER SYSTEMS.	が
Local Clobal and Temporary Storme Efficiency Secial Data Face Dio- and Two-Dimensional Arrays. DWFTER SEVEN: COMMERTING SERV PROCESS. Simulated ABM Instructions The System Stack Cambilian Codes and Branches. Pure and Depure Programs. Time Langth of Code DWWTER CIDHI: 4889 SASED COMPUTER SYSTEMS. The SSS Dos. Enterood Addressing The SSS Dos.	· · · · · · · · · · · · · · · · · · ·
Local, Clobal and Temporary Storme Efficiency Secial Data Saws Dio- and Two-Dimensional Arrays- DWFTER SEVEN: COMMERTING SAME PROCESS Simulated ADMA Instructions The System Stack Condition Codes and Branches Pure and Impure Programs Time Langth of Code DWFTER CIDNI: ABMY SAMED COMPUTER SYSTEMS The SSS Dus Extended Addressing The SSS Dus Some Dual Products	が の
Local, Clobal and Temporary Storme Efficiency Secial Data Types Dio- and Two-Dimensional Arrest- DWFTER SEVEN: COMMERTING SERO PROCESS. Simulated 88NM Instructions The System Stack Condition Codes and Branches Pure and Legure Programs. Time Langth of Code DWFTER CIDHI: 48NF SASED COMPUTER SYSTEMS. The SSS Bus Extended Addressing The SSS Bus Some Busi Products SSS Bus	以 別 の の の の の の の の の の の の の
Local, Clobal and Temporary Storme Efficiency Secial Data Types Dio- and Two-Dimensional Arrest- DWFTER SEVEN: COMMERTING SERO PROCESS Simulated 88N0 Instructions The System Stack Condition Codes and Branches Pure and Letter Programs Time Langth of Code DWFTER CIDNI: ABSF SASED COMPUTER SYSTEMS The SSS Bus Extended Addressing The SSS Bus Some Busi Products SSS Bus SIND Bus	20 · 四月 · 四
Local Clobal and Temorrary Storme Efficiency Sectial Data Types Disc and Two-Disconsisted Arrange DWFTER SEVEN: COMMERTING SERE PROCESS. Simulated ABM Instructions The System Stack Gammistion Codes and Branches. Pure and Legure Programs. The State Codes Langth of Code DWWTER CIDAT: ABMY SASED COMPUTER SYSTEMS. The SSA Bus. Extended Accressing The SSA Bus. Some Bus! Products SSA Bus. SING Bus. War-Standard Buses	20 20 20 20 20 20 20 20 20 20 20 20 20 2
Efficiency Secial Data Types Disc and Two-Discontinual Arrests. DWFTER SEVEN: COMMERTING SERE PROCESS. Simulated ADM Instructions The System Stack Gammatism Cookes and Branches. Pure and Legure Programs. The Langth of Code DWFTER CIDATE ABMY SASED COMPUTER SYSTEMS. The SSE Bus. Extended Addressing The SSE Bus. Some Bust Products SSE Bus. SIAN Bus. War-Standard Buses Softhans	記書 為其此為其為為 而用用的過程
Efficiency Secial Data Types Disc and Two-Discontinual Arrests. DWFTER SEVEN: COMMERTING SERE PROCESS. Simulated ADM Instructions The System Stack Gammatism Codes and Branches. Pure and Legure Programs. The Langth of Code DWWTER CIDATE ABMY SASED COMPUTER SYSTEMS. The SSE Bus. Extended Addressing The SSE Bus. Some Bus! Products SSE Bus. SINT Bus. War-Standard Buses Softhane FLET	が の
Local Close and Temporary Months Efficiency Sectial Data Faces One—and Two-Dimensional Arrest. Deffice Seven: COMMERTING SERE PROCESS. Simulated ABM Instructions The System Stack Condition Codes and Branches. Pure and Impure Programs. Time Langth of Code DAVIEW CODES ARE SASED COMPUTER SYSTEMS. The SSS Dus. Extended Addressing The SSS Das. Sind Rus. Si	が の
Local Cloud and Temorray Montes Efficiency Secial Data Face Die- and Tem-Dimensional Arrays. DWFTER SEVEN: COMMERTING SERV PROCESS Simulated ABM Instructions The System Stack Condition Codes and Branches. Pure and Impure Programs. Time Langth of Code DWWTER CIDNIT ABMY SASED COMPUTER SYSTEMS. The SSS Bus Some Bus! Products SSS Bus SIN Sus. Nor-Standard Buses Softman FLET Uniflex	記書 西西西西西西西西西西西西西南部 西西西南西南部 西西南西南西南部 西西南西南西南西南西南西
Local Close and Temporary Months Efficiency Sectial Data Faces One—and Two-Dimensional Arrest. Deffice Seven: COMMERTING SERE PROCESS. Simulated ABM Instructions The System Stack Condition Codes and Branches. Pure and Impure Programs. Time Langth of Code DAVIEW CODES ARE SASED COMPUTER SYSTEMS. The SSS Dus. Extended Addressing The SSS Das. Sind Rus. Si	記記 西方九四八四四 西方九四八四四 西方九四八四四 西方四四 西河西南西 西西南 西西南 西西南 西西 西西 西西 西西 西西

CHAPTER ONE INTRODUCTION TO THE 6809

reprocessors were designed as replacements for the large enterance circuits employed as control devices, in for light sequencers. They hardly resembled computers at all cre mainly used by electronic engineers and ignored by they developed, the early micros had difficulty in early incarnations and so tended to be odd mixtures of computers and process control devices. The difficulty was a facture had introduced a processor that was as advanced acrossory would allow, they later found it difficult to produce device. This was because their existing customers were to change to a new device. Thus the idea of usward introduced.

sometimes considerably) their early mirror by adding new constitutions considerably) their early mirror by adding new constitutions could make use of these extensions as and when the constitution of these extensions as and when the constitution of the constitution o

THE 6800

Meterola came to the microprocessor market rather later than INTEL
commonded their first microprocessor with a great deal more care. The
string product, the 6800, seemed at first might less powerful than its
most commetitor the 8080. It had fawer registers and seemed a lot
moder Mowever both of these apparent failings contributed to why the
seem of the Each one of its small number of registers had a
microstal defined usage and its instruction set reflected these
functions. In other ends its anothercture was well thought out. Other
masons for the 6800's oppularity were the existence of a wide range of
empheral chips for various input/output vunctions and a mass of well
either documentation, both making system or sign simple.

The 6900 had a number of imitators such as the 65xx range from MCS Technology but Motorola's own improvements remained on the lines of special purpose versions of the 6800 rather than new devices. This again reflects the good initial design of the 6800. It must be admitted however, that the 65xx range has become better known than the 6900 mainly because the 6502 device has been used in a number of personal

computers e.g. PET. VIC. AFPLE. SUPERBOARD. ATOM, etc. For anyone used to the 6900, the 6502 is a very poor second, from the point of view of ease of use, and the marginal increase in power is obtained at a very high price.

THE 5807

Even though the 6800 was well designed, integrated circuit technology moved on and it became possible to produce more powerful processors. The 6900 had a number of well known design difficulties - only one index register, no direct transfer from accumulators to index register, not enough addressing modes, no sixteen bit arithmetic, incomplete test and compare commands on the index register etc. etc. In answer to criticisms. Motornia produced the 6809 (in 1980) as its first real alternative to the 6800. It was not upward compatible with the 6800 in the usual sense - i.e. a program written on the 8000 will not run on the 6809 - but it is clearly related to it and anyone familiar with the 6900 has little difficulty in using the new device. The standard 5900 registers are all present A. B. X. and S along with the much-wanted new index register Y and a new stack pointer U. New instructions have been added along with many new addressing modes. Some of the 6800 instructions are no longer available and the operation codes of those that are, are different on the 8809. However, because of the similar architecture of the 6809, any 6800 programs can be converted from source code very wasily (see chapter sevent-

The 680% is a microprocessor suitable both for large systems, data processing, high-level languages etc. and small scale process control applications. The reason for this ability to cope with both types of problem is the unique mixture of sophisticated features, such as the second stack nointer and the ability to push or pull register sets onto the stack, and the attention to basic design features, such as the provision of a fast interrupt line and the direct page register. It is probably true to say that the success of the 680% processor is due to it being a sophisticated device that hasn't forgotten some simple microprocessor necessities.

THE 68000

The announcement of Motorola's plans for the 68000 microprocessor has tended to overshadow the 6809. So much has been written about the 68000 in the popular computer press concerning how powerful it is and whether or not it is within the limits of the current technology, that the fact that the 6809 is in use in all sorts of systems has taken a back seat. The 68000 is, or will be, a very powerful micro. In fact it promises to be closer to a mini or a small mainframe processor. Nith the promise of the first of the true sixteen bit processors on the horizon it might be difficult to see where the 6809 fits into the future. Will the changeover to the 6809 be short-lived, followed by a changeover to the 69000? For some users this will be the case, but for the majority the 69000 will probably be too powerful and too expensive for standard applications. After all the 6900 is still with us!

COMPARATIVE POWER OF THE 6809

It is very difficult to say how "powerful" a microprocessor is. It depends very much on the application to which the processor is to be put. The standard way of comparing computers is to use a "benchmark". A benchmark is a problem or a program that can be run on a range of computers so that their performance can be measured. The things that interest us about the way the benchmarks run are various but include how fast of runs, how short the resulting code is, how simple the code is etc. The trouble with benchmarks is that they can be very misleading. If you want to make a particular concuter look good, it is always possible to find a problem that it solves faster, or in a smaller space than any other. The only safequard against this sort of bias is to average the results of s wode range of benchmarks. Of course this doesn't imply that the computer that performs well over a wide range is the one to choose for your particular very specalised application! With these comments in mind, table one gives the relative speeds for some popular processors for a rance of benchmarks. It is also important to compare the speeds with which processors execute their high-level languages. Table two gives timings of a standard benchmark on a range of processors including some mainfranes.

	Table	One
2	6877	1002
1	280	64X
	6582	642
	6889	582
	6468	420

Note I each percentage refers to the average amount of the benchmarks each processor completes (with the 6009 as 100%).

Table Two

Prognaw and Processor	7 ino
TRS-BE Level II Busic	4h 21m 10s
ISR assembler	22n 50s
6689-75C Basic	4h 17w 10s
6007 Locidata Pascal	Th 16m du
silf9 assembler-sos.indee	on Siles
6889 assembler-direct	(m. 10s
ISM 378/649 accompler	564
5887 Uniflex Pascal	34n 25s

(This table first appeared in 68' Micro Journal Vol 3 no 41

CHAPTER TWO REGISTERS AND OPERATIONS

The 6809 has relatively few registers when compared to a micro such as the 250 but each register has a well thought out function. As will become clear later, the design of the 6809 was influenced by the needs of programmers rather than what was easy to fabricate on a single chip. For a programmer, computer architecture is about what registers and operations are available on a given machine. The registers can be of three types -

Accumulators - for carrying out data manipulation such as arithmetic.

Address pointers - for pointing to areas of memory and manipulating addresses.

Status registers - for indicating the past/future condition of the machine.

In real macrones not all of the registers fall clearly into these types but it does help to know if a register is more like an accumulator than an address pointer-

A PROGRAMMING MODEL

From the programmers' point of view of the 6809 there are five sixteen bit was a sect PAGE REDISTER (DF) registers and four eight bit registers, two of which can be used as an additional sixteen bit register. These are!

	-	TOTAL STREET	
ME	FUNCTION	SIZE	
1	Linden	- 56	
*	index	16	
8	user stack pointer	16	
5	furduare stack position	16	
PC	program counter	36	
0	D accumulator	16	(A + B accumulators)
Α	A accumulator	8	
8	8 accomilator	8	
DP .	direct rage register	- 6	
-00	condition code register	18	

The registers can be grouped into two main types - address pointer. direct page and condition code register have to be treated separately. The pointer registers can be further subdivided into ladex registers X, Y and stack pointers U. S. Ne will deal with each type in turn.

THE ACCUMULATORS A. B. D.

The A and E registers are eight bit general purpose accumulators capable and the arithmetic and look calculations. The usual form of operation a memory location and the current contents of the accumulator with being left in the accumulator. The range of operations available are: with or without carryl; decimal addition via a decimal addition ment to the subtraction (with or without borrow); busary negation (2% decimal addition vta a decimal adjust instruction; AND; OR; NOTE and logical shifts. The most remarkable accumulator operation and the of this size is an unsigned multiply. This instruction multiplies The amountators together and places the answer in the Director (see The second the A and B registers are identical and may be used members are exceptions to this rule are DDA ideams adjust the A among and ARX (add the B register to the X index register).

the power of the 480% considerably is the ability to use the A and B registers as one sixteen bit accumulator for some mentions. This is referred to an the D register, and is formed with the A most significant byte. The range of arithmetic and logical me that involve the D register includes; sixteen but binary addition; and the binary subtraction! sign extended: sixteen bit compare! and the must transfer, exchange and load operations. No logical operations or shifts are available on the Director.

The street page register is a single eight bit register which is used to specify buts wight to fifteen in direct paged addressing (see - addressing more. The direct page register is cleared on hardware reget, Only four memorations can refer to the direct page register!- PUS/PUL and TFR/EXG. The limited set of operations is perfectly adequate for the uses to which the Birect page register is but.

THE INDEX REGISTERS X. Y

The index registers X and Y are used in the indexed made of addressing to was a sixteen bit addresses in a wide variety of ways. Although only the X and I registers have been included in this section, both the 5 and U registers can be used as index registers with no restrictions. The reason that the S and registers have a section to themselves is that they have some extra

The range of operations that can be carried out on the index registers is when compared with the activations, but is adequate to their purpose. The index registers (X, Y, U & S) can be loaded and stored, exchanged and branaforred as would be expected. In addition there are a number of important merations that are worth separate comment. First, the 6809 has a true surfees bit compare instruction which can be used to test not only for equality

but also for greater than and less than relationships. Second, the 6909 has a Load Effective Address instruction, LEA, This calculates the address specified by an index addressing mode (see chapter Three), and LOADS it into the index register specified. This allows any of the index registers to be manipulated in a way that is more useful for an addressing register than simple arithmetic and logical operations. For example - LEAY 4.Y means add four to the contents of the Y register and store the result in Y. Le increment the Y register by four. The LEA instruction is very powerful and deserves careful study. The final instruction is ABX, and the E register to the E register and place the result in the X register. As there is no equivalent instruction (i.e. ABY) for the Y register, this is the only instruction which treats the index registers differently from one another. Thus, with this one exception, the index registers may be taken to be identical to one another.

THE STACK POINTERS U. S.

The stack pointers are both sixteen bit registers which can be used as index registers but they have two extra instructions PSH (PUSH) and PUL IPULD and 5 is used implicitly by a number of other instructions. A stack pointer is a register that is used to hold the address of the top of an area of memory that can be used for temporary storage. The area of memory is known as the stack. Any register for set of registers) can be stored in the stack by the use of a PSH instruction. This first decrements the stack pointer and then stores the specified register in the location that the stack pointer addresses. and so on until all of the registers have been stored. Registers can be loaded from the stack by a PUL instruction which loads the register specified from the location that the stack pointer addresses and then increments the stack counter, and so on until all of the registers specified have been loaded. For any The Megative Flag (N), is the most significant bit (7 or 15) of the example. PSH U A means decrement the U register and store the A register at the location whose address is stored in the U register. FUL U A means load the A register from the location that U addresses and then increment U. A set of registers can be specified as part of a PSH or PUL instruction and they are more The interrupt mask bit (I), is used to determine how the processor dealt with, stadled or unstacked in a specified order (see chapter three).

The two stack pointers are NOT identical. The U stack pointer is available for use by the programmer only. The S stack pointer is used by the 6809 for operations other than explicit PSN and PULs. The 6809 stores the contents of CMID on not affect I. the PC register on the S stack when a subroutine jump is executed and loads the PC from the S stack when a return from subroutine is executed. The S stack pre Five! The half carry bit (H), stores a carry from bit 3 as a result of an is also used during hardware and software interrupts to store the entire set of registers lexcept for FIRO which stores only PC and CC). Because of these additional uses the S stack pointer is known as the SYSTEM stack pointer and sts associated stack is the SYSTEM stack. The U register is known as the USER register and associated with it is the USER stadu

The presence of two stack pointers in the 8809, and for the system and one for the user, makes the implementation of high-level languages very efficient For a machine of this size.

THE PROGRAM COUNTER PC

The program counter is used by the 5909 to point to the next instruction to be executed. The PC is more after referred to implicitly by being loaded during branch or same instruction. However it can be used in constant offset indexed and indirect constant offset indexed addressing (see chapter threel, so it where some of the properties of the general index registers.

THE CONDITION CODE REGISTER

The condition code register is a very special eight bit register used to store certain information about the state of the processor and results of memory instructions. Each bit has a specific meaning which we will describe in

Bit Berof The Carry Flag ICI, is used to store the carry from additions. It is also used to store the borrow from subtract-like operations such as CMP. NEG. SUB. SBC. It is also used as a ninth bit in shift and rotate operations.

En One: The Overflow Flag (V), is set to a one by an operation which causes a signed two's complement arithmetic overflow.

Ber Two! The Zero Flag (Z), is set to one if the result of the previous operation was identically zero.

result of the previous operation. Thus a negative two's complement result will leave N set to one.

reach to hardware interrupts (IRO). The processor will not recognise intermets on the IRO line if this bit is set to a one. NMI. FIRO, IRO, RESET and SWI all set I to one lafter stacking the CC register) so as to disable IRO time interrupts. Note that I is set after the CC register is stacked. SWI2 and

supply but addition. This bit is used by the DDA (decimal adjust) instruction to erform BCD addition. The state of this flag is undefined following all subtract-like operations.

Bit Six! The PIRO mask (F), is like the IRO mask bit. It is used to disable or emable the FIRO interrupt line. (The FIRO interrupt line is simply a fast terrupt line that does not stack the entire machine state i.e. the complete set of registers. See chapter five on interrupts.) The processor will not recognise FIRO interrupts if the FIRO mask bit is set to one. NML FIRO, SWI and RESET all set F to one. IRO. SWI2 and SWI3 do not affect F. Note that the Fait is set after the CC register is stacked-

Bit Sevent The entire Flag (E), if set to one indicates that the complete set of

registers was stacked as opposed to a subset IPC and CCI. The E bit is used by the RTI Ireturn from interrupt) instruction to determine the extent of the unstacking necessary. Therefore the current E value represents the previous state of the machine. Note that the E bit is set to one REFORE the CC register is stacked during an interrupt (see chapter five).

The CC register can be exchanged or transferred to any of the other eight hit registers. Also four special instructions are provided to allow the condition codes to be manipulated separately. ANDCC and ORCC are restricted locical operations which AND or OR the CC register with the data byte following the instruction, CWAI (AND) condition code register and wait for interrupt) is an extremely useful instruction and can result in time waving when servicing interrupts. The CHAI instruction first ANDs the CC register with the data byte following the instruction, then stacks the entire machine state and wasts for an interrupt. When a inco-masked interrupt occurs, or further machine states are saved thus reducing the time between the reception of an interrupt and its servicing.

Using the ANDCC and ORCC instructions, any bit or number of bits of the CC register can be set or reset. Some assemblers include extra instructions such as CLC (clear carry) to snable the programmer to set and reset bit without working out the data byte to be ANDed or eRed with the CC.

The rest of this chapter is a more detailed discussion of the condition code register and how it interacts with other 6809 features. The nevice 6800 programmer is advised to skip these sections until after reading late chapters describing these features in more detail.

ARITHMETIC AND THE CONDITION CODES

The 6909's CC register includes a large number of flags concerned with indicating the state of an arithmetic operation - C. I. N and H. Some of these flace may be unfamiliar to a programmer new to the \$800/6809, for example the 9090 has only the C. M. I. H and a new flag P for parity. Thus the V flag is particular is tilicity to be unknown to most 8000 programmers. A more detaile ______ if the result HOVLD have been positive or negative and thus branch explanation of the workings of the arithmetic flags seams in order.

All arithmetic operations are carred out to a limited precision. For the represent negative number we must choose a convention that makes arithmetic To decide which, we examine the most significant bit - if it's zero then the number is positive, if it's one then the number is taken to be negative. If the manber is positive the remaining bits represent its magnitude. For example Oits is 7. If the number is negative then the remaining bits represent not the an ARITHMETIC AND THE HALF CARRY FLAG magnitude but the logical complement of the magnitude less one. For example 1111 is -1 not -7; the most significant bit is 1 so the number is negative an negative numbers is to make the order relationships between negative number

time in the coding. For example -1 > -2 and 1111 > 1110. The eight bil two's notement number system looks like this:

Example if is possible to carry out arithmetic on two numbers within this wide and get a result outside this range. For example 124 - 4 = 128 or -126 -1 -12%. The 6809 V flag is used to detect this occurrence. An overflow has mored of the carry from the most significant bit differs from the most some ficant bit - i.e. the sign bit of the result. The reason for this is that the tarry is what the sign bit QUORT to be if we were doing our arithmetic to one estra bit of precision - if they are the same then our result is correct if they are different we NEED to carry out our arithmetic to one extra place! Thus for and arithmetic operation where an overflow can occur V = N (r) C (ie) means embasse ORL To emphasise the ANY consider the arithmetic shift left operation. Shifting left is the same as multiplying by two so an overflow condition can occur and this is indicated by V = N (+) C. Shifting right however the same as division by two and so no overflow can occur and the V flag is malfected. (Underflow can occur and thus is spotted by testing for a zero 25,023

TWE CONDITION CODE REGISTER AND BRANCH INSTRUCTIONS

The N. I and V flags are mostly used by the branch group of instructions to decide when a branch should or should not be taken. A branch instruction such as EGE - branch if greater than or equal to - implies that the two numbers can be compared by subtraction. This in turn implies that the numbers are represented either in absolute form (i.e. are positive) or in two's complement form (i.e. are positive or negative) and in either case the result of the compare an be represented by the precision available. If the result cannot be represented by the compare, then two options are open to us - first we can more any overflow that occurred during the compare and branch on the possibly invalid result - or we can use the information in the N and V flags to merectly even if the result is invalid.

Some of the 8809 branches work with unsigned binary numbers and hence no ASOS arithmetic is done in one operation) to only eight or mixtuen bits. I possible from a compare, Same work with two's complement sumpers and all of these use the V flag to determine the correct branch action easy. The usual one, and the one used by the 6809, is TNO'S COMPLEMENT an invalid result. It is important that a 690° programmer is aware of the FORM. A number in two's complement form can either be positive or negative simple fact that after arithmetic operations and compares the result may be in all but a signed branch operation will still work correctly.

Although it is faster and more efficient to use two's complement bunary therefore the magnitude is obtained by taking the logical complement of 111 - ears for arithmetic it is sometimes not worth converting decimal numbers which is 000, and edding one to give 001. The largest positive number that ca most in from a VDV to binary if only a small amount of arithmetic is to be be represented by 8 bits is 01111111 or +127 and the largest magnitud carried out. The answer is to use BCD (Binary Coded Decimal) arithmetic. A negative number is 10000000 or -128. The reason for this odd coding a good digit is simply the binary representation of a decimal digit 0-9. For

example 0010 = 7, 1000 = 8, 1100 = 9. As only four bits are required two BCD digits can be stored in one byte and hence in one accumulator. An instruction to add two BCD digits to two other BCD digits would be an advantage. The 6909 however uses the H flag and the usual ADD instruction. If two pairs of valid ECD digits are added together using the binary add instruction the result is not necessarily a pair of valid BCD digits. This is because adding two BCD digits together can give an answer bigger than 9, the largest valid BCD digit. The DDA instruction examines the result of the ADD instruction and the state ----- the range of the instruction set and the ways in of the H flag to adjust the result to be valid BCD digits.

outline some of the important concepts of binary arithmetic for the 6809 and in the key to writing shorter. Faster and more transportable programmer, but the reader who wants to learn more about this topic is a common. We will first examine some basic unicepts of addressing. advised to look elsewhere. A useful introduction is contained in "Beginners" Guide to Microprocessors and Computing' by E. F. Scott (Babani, 1980). Alternatively, similar information is given in "Elements of Electronics, Book wars OF ADDRESSING MEMORY 4" by F. A. Hilson (Babani, 1980).

CHAPTER THREE ADDRESSING

Now eliminant and easy to use a computer is, is determined by the which monory locations can be specified as part of an instruction. The warm or which memory locations can be specified are usually referred to as the ADDRESSING MODES of a machine. For the 6809 a good FURTHER READING In the final sections of this chapter I have tried to more standing of the available addressing modes and how they can be

Broadly speaking, there are two basic ways a computer can address ABSOLUTE and BASE RELATIVE.

Absolute addressing is the most phytous way of specifying where in manufacture should be carried out and involves stating the complete address of the operand. "LDA 64533" meaning load the A register from the location whose address IS \$4533, is an example of absolute addressing. TEMP where TEMP is defined (somewhere also in the programi to be an address. Absolute addressing has a number of misacvantagés. It can use more memory than necessary to store the ampross, it can make the addressing of sequential memory locations mifficult and it makes the relocation of programs (see balow - position independence) a major task. Even though it has those problems it is still me most frequently used method of addressing.

Base relative addressing involves the use of a register, known as the hase recister, that is used to hold a full address, the base address and a number, referred to as the offset, which is the number of leastions above or below the base address that the operand location is to be found.

Both absolute and base relative addressing offer many variations on a many and it is often difficult to decide which method is being used by any given addressing mode. Base relative has however one important form, that merits mention, PC RELATIVE, PC relative is simply base relative using the program counter as the base register. Thus every address in PC relative is specified as the number of locations above or below the current location that the operand is. PC relative is often referred to simply as relative addressing and its importance is that it makes program relocation easy (see below - position independence).

The final concept required for an understanding of addressing modes is INDIRECTION. If we allow any addressing mode to specify not the memory location required but the address of a memory location that contains the address of the momory location required than we have INDIFFECT addressing. Although it sounds complicated indirect addressing is fairly straightforward if we follow its logic step by step :

- 1) work out the location specified by the instruction in the USUAL WAY
- 2) use the contents of the location specifies in step one as the address of the location that the instruction refers to.

Decause indirection can be applied to any addressing mode it can even TTD T.T means transfer the X register to the Y register. be applied to indirect addressing, leading to a second level of indirection. It is left to the reader to work out where the final address comes from in this case! This can be repeated as many times as required giving any EXTENDED number of levels of indirection. In practice however, indirection is rarely used more than once and indeed most computers will not allow its use more than once and many popular micros do not allow ANY indirection. It was as the address of the operand. For historical reasons the direct may not be immediately obvious when indirection is useful but it is a extended mode in often referred to simply as extended addressing. For powerful programming technique allowing parameters to be passed to marrie, "STA TEMP" means store the A register in the memory location subroutines and enabling the efficient use of look-up tables and is accounted a temperature of TEMP would be defined as a exteen bit number therefore a desirable extra to any computer's espabilities,

ADDRESSING MODES OF THE 5909

of any of the current moros. In addition, as far as is possible, the adversion is taken to be the lower eight bits of the address of the addressing modes are "uniform" agross the instruction set. That is, where ______ The upper eight bits used to make the full sixteen bit address it makes sense, any addressing mode can be used with any instruction. ___ taken from a special register DP, the direct page register. For This obvious simplicity is NOT siways true of other mapros. For example "STA \$44" means store the A register in the memory location programming the 8080 usually requires all but the expert programmer to ____ by \$XX44 where XX is the number stored in the direct page have a list of which addressing modes can be used with which senter. Notice that direct page mode is not specified explicitly but is Instructions. This makes the assembly language more difficult to learn, smalled by the size of the address (eight bits). When direct page mode is than it need be and the micro less powerful.

We will deal with each of the 6609's addressing modes in turn.

IMPERENT

This is the suppliest addressing mode. The address of the operand is contained in the instruction itself and cannot be modified in any way. For example, "MUL" means multiply accumulators A and B together and place the answer in the Diregister-

ACCUMULATOS

Accomulator addressing is similar to inherent except that one of a number of alternative registers (the accumulators) may be specified. For the 6809 either the A or B (and sometimes D) register may be specified in accumulator addressing. For example, "INC A" means increment the A register: "INC B" means increment the B register.

Recenter addressing is like accumulator addressing but any of the sales registers - A. B. D. X. Y. S. U. PC can be specified, for example,

In direct extended the sixteen bit number following the instruction is manuface else in the program).

DEFECT PAGED

The 6809 has the most varied and extensive set of addressing modes. In direct paged addressing the eight bit number following the used depends on how clever the available 6009 assembler is. A good assencier will keep track of the value stored in the DP register and use smeet paged mode whenever the address specified in a direct extended mode can be converted. This saves storage without the programmer having to worry too much. If it is necessary to explinitly force either direct paced or direct extended to, then the symbols (and) are often used. For enample, "LDA C\$5566" means load the A register from \$XX66 where XX as the contents of the DP register and "LDA)the means load the A recreter from \$0066.

DOMEDIATE

In immediate addressing the one or two bytes following the instruction are used as the operand. Immediate addressing is distinguished from direct by the symbol #. The number of bytes used depends on the instruction. For example, "LDA #844" means load the A register WITH 44 and "LDX #544" means load the X register WITH \$3046. Notice that the number of bytes used depends on the size of the register specified in the instruction.

RELATIVE

In relative addressing the eight or sixteen bits following the instruction, the offset, are added to the current address to give the secondary indexed is like constant indexed except that the contents address of the operand. The offset is regarded as a two's complement - specified accumulator A. B or D (treated as a two's complement number, so if the offset is eight bits, then memory within *127 and -125 more in added to the contents of one of the true sixteen bit registers bytes of the current location can be addressed. This is known as short the contain the address of the operand. Note that D can be used relative addressing. If the offset is sixteen bits then memory within the sixteen bit variable offset! It should be noted that neither *32767 and -32768 bytes of the current location can be addressed. This is the second of the indexing register are altered by this addition usually the entire memory for a standard 6009 system. This is known at a temporary. For example, "STA D,X" means store the A register in long relative addressing.

For the 5809 relative addressing can only be used in branch instructions (but see below - PC relative). Long relative mode is indicated by an L in front of the standard branch instruction. For a TO DECREMENT JERO OFFSET INDEXED example, "BRA LOOP" would cause a branch to the memory location whose used where possible.

CONSTANT INDEXED

sixteen bits long is added to the contents of any of the 6809's true morant offset is allowed, minus signs come BEFORE the name of the sixteen bit registers (i.e. X. Y. U. S or PC but NOT D), and the result is more register and decrementation is done FIRST and plus signs come used as the address of the operand. It should be noted that the indexing AFTER and incrementation is done LAST. For example, "STA 0.X+" means register is NOT ALTERED IN ANY WAY - the addition of the constant is some the accumulator in the location given by the contents of X and then a temporary one. For example, "STA 0,X" means store the A register is mount X by one, or "STA 0,X++" would increment X by two, "STA the address given by adding zero to the contents of the X register, "STA " -- I" means FIRST decrement X by two and then uses the contents of X TEMP.5" means store the A register in the address given by adding the active store to store the contents of A to. value of the symbol TERP to the contents of the user stack pointer.

The number of bytes used to store the offset depends on its DEST ADDRESSING magnitude. The 6809 supports four distinct constant offset sizes each with a different size and speed overhead. A brief description is given below. For more information consult the later section on efficiency.

OFFSET	DITTA STORAGE	EXTRA TIME	RAVE
Deno	2860	2610	zero
five bit	2870	one cycle	-16 to +15
wight bit	one byte	one cycle	-129 to +127
sixteen bit	too bytes	for cycles	-32768 to 32767

ALLATOR INDEXED

assess given by adding the contents of the D register to the memory of the X register.

address was LOOP and if LOOP was within plus or minus 128 locations of the saddressing mode any of the true sixteen but four not PCI was further away than this an error would be reported by most 6800 - The register chosen may be followed by one or two plus signs or assemblers. "LBRA LOOP" would have the same effect except that long prefixed by one or two minus signs. If plus signs are used the index relative addressing would be used and no error could occur. Short relative repetitive specified is INCREMENTED once for each plus sign APTER the addressing saves one byte over long relative addressing and should be recommend to completed. That is the contents of the index register are ased as the address of the operand and THEN incremented. If minus signs are used the index register is FIRST DECREMENTED by one for each mais sign. The contents of the register is then used as the address of the sperand in the usual way.

In constant indexed addressing a two's conclement constant up to The important points to remember about this mode is that only a IERO

Some of the \$809 addressing modes described above, with some restrictions, can be used with one lavel of indirection. This is indicated by [] around the address that is to be used as the address of the remained address. To work out what is going on in indirect addressing somely remember to work out the address within the square bracket as a sermal address and then use that as the location of the two bytes containing the address of the operand. The addressing modes that support Indirection are 1

DIRECT EXTENDED CONSTANT-OFFSET INDEXED ACCUMULATOR INDEXED AUTO-INCREMENT/DECREMENT SERO OFFSET INDEXED

We will give an example of each one in turn I

INDIRECT EXTENDED

"STA [TEMP]" means store the A register in the location whose address is stored in TEMP. Although indirect extended addressing is logically an extension of direct extended it is in fact implemented by the loss of the PC register as an index register deserves special mention. If 6809 as a special case of indirect indexed addressing.

CONSTANT OFFSET INDEXED INDIRECT

address is stored in the location whose address is the contents of the Youngard by calling the PC register PCR. For example, "STA TEMP.PC" is register alus #FF.

ACCUMULATOR INDEXED INDIRECT

is stored in the location whose address is the contents of the X register and by the difference between the current value of the PC and the plus the contents of the A register.

AUTO INCREMENT/DECREMENT INDIRECT

address is stored in the location whose address is the contents of the 5 many position independent code. register and then increment the S register by two. NOTE that only an increment or decrement of two makes any sense in this type of indirection.

POSITION INDEPENDENT CODE

One of the advantages of using the 6809 is that it is very easy to write position independent programs. A position independent program is capable of being run at any memory location WITHOUT modification. This EFFICIENCY is obviously very important when a library of subroutines is being used or in time sharing. Good programming practice for the 6809 is to always write position independent code unless there is a good reason to the recessary to list the execution times and momory requirements of a contrary.

of problem. Addresses that don't move with the program, absolute most we can do is to compare the groups of addressing modes that can be addresses, must be referred to in a way that does not change as the used with a single instruction. We can gain slightly more information if program moves and addresses that do move with the program must be we also consider other methods of achieving the name end that use other referred to in such a way that changes correctly as the program moves, addressing modes. If we consider loading the A register from various For jumps within the program a relative branch instruction will always be locations we can immore the times for transferring one byte. In the table position independent because the offset from the current position to the below the tetal number of cytes for each instruction and the total number destination address always remains the same. The problem of referring to be machine cycles ione cycle equals one micro second on a single speed data bytes within a program in a position independent way, requires 1809) are given; the numbers in square brackets give the same relative addressing to be available to types of instruction other than information for one level of indirection where possible. branches. Subrisingly, because the constant index mode can use the PC register, this problem is already solved.

PC RELATIVE

almough we have listed all of the addressing modes of the 6809, the we use the PC register in a constant index mode to refer to the address of a data value, the reference is obviously position independent because, as with relative addressing, the offset does not depend on where the amount is loaded. Most 6909 assemblers therefore extend the available servesing modes by automatically converting an absolute address to an "STA [\$PF.Y]" means store the A register in the location whose " when used in PC relative addressing. PC relative addressing is mentant indexed addressing using the PC register. It simply stores the ments of the A register in the location addressed by the contents of The PC register added to the number that TEMP represents, However TEMP.PCR" would store the contents of the A register in the mation whose address KAS TEMP, because the assembler rerognises the "STA [A.X]" means store the A register in the location whose address " and automatically replaces the value of TEMP used in constant of TEMP, which is the number of bytes TEMP is from the current acceptor. Thus when the instruction is executed, the constant offset accord to the PC gives the original value of TEMP. If the program is moved by ten bytes say, then the current value of the PC would be manged by ten, but so would the location of TEMP la location within the "STA 10.5++1" means store the A register in the location whose means and thus the A register would STILL be stored in TEMP, hence

> In short, to produce position independent code, any address that noves when the program moves should be addressed using relative or 90 relative addressing - immediate data is a special case of relative servicing - any address that does not move when the program does, such as an I/O gort or interrupt vector, can be addressed by any other method EXCEPT relative or PC relative.

To compare the efficiency of the various addressing modes it is smale instruction with each of the addressing modes. It is therefore impossible to compare all of the addressing modes with each other For a program to be position independent it must deal with two types because no one instruction can be used with all the addressing modes. The

HIXE		March Tot	er of bijtes al	Made Tota	e of cycles
register	THE B.A	2		6	
direct ent.	LDA TEMP	3	[4]	5	[7]
Elrect paget	LDA CTEMP	2		4	
Investigate	LOA SSFF	2		2	
const.index 9 bits	LDA S.X	2	121	- 2	(5)
const.index 5 bits	LDA 15.X	2	£33		£63
const.inde: If bits	LDN 127-X	3	[3]	3	[6]
const. index 16 bits	LDA 32767.X	4	(4)	ă.	(93
acco. indexed 8 bits	LDA ELX	2	(2)	3	[6]
account indexed lá bits	LDG D.X	2	(23	- 6	[93
auto inc/dec indexed	LDA E-K+	7		-	
auto inc/dec indexed	LDA 0.1++	2	[2]	5	CB3
PC relative 0 bits	LDA SFF,PC	2	131	3	[6]
PC relative to bite	LOA MITTELPC	4	143		fill

timing information can be gained from chapter four.

CODING

For most of the addressing modes the coding is completely part of the OP CODE byte. However for indexed and register addressing the CE CODE is followed by a POST BYTE which contains extra information about the addressing mode. (This in Fact makes the 6009 a variable length instruction machines

The details for the indexed addressing post byte are as follows:

post byte bit nuck	
7 6 5 4 3 2 1	1
***	Company of the compan
O R R C offset	5 bit constant offset
1 R R 0 0 0 0	0 mito increment by one
1 8 8 8 8 8 8	1 auto increment by two
1 R R 0 0 0 1	I auto decrement by one
1 R K K B B 1	
1 R R x 8 1 1	I constant zero offset
1 R R x 1 1 1	
1 R R x 8 1 1	1 accumulator A offset
1 R R x 1 1 4	# # bit constant offset
1 R R x 1 1 1	1 16 bit constant offset
1 R R x 1 8 1	1 accomplator D offset
1 * * * 1 1 0	@ PC Relative with 8 bit offset
1 # # # 1 1 0	1 PC Relative with 16 bit offset
1001111	1 indirect extended addressing
F1 F2 F3	

FX - Index register specification field ## = X 11 - Y 28 - 15 11 = 5

FT = Indirection field when bit 7=1, F2=0 direct F2=1 indirect

F3 = Addressing wode field

In seems that the bit can be a zero or a orel-

Morrow that indirect extended addressing is implemented as a special case of indexed addressing.

ar example of coding an instruction may help to make things clear! THE TAIT IS A two byte instruction, the first byte is the op code \$Ab and from chapter four), the second byte is the post byte which is The main observations to be drawn from the table are that indirection as the register is Y, RR=01 and as indirection is required X+1. is expensive on time and immediate addressing is fast. Other storage are an intititio or \$86. Hence the complete two byte instruction rode is BAS BO.

> Two types of register addressing post bytes are used. The first is - m the push/putl instructions to indicate which registers are to be married /unittacked.

Ets Format is 1

post byte bit 6 5 4 3 2 1 0 PC BVS T X DP B A CC

a one in any position causes the appropriate register to be included in The pull or push. If bit is set then either U or S is starked depending on register is being used as the stack pointer Ot is obvious that that stack pointer is not stacked!). The stacking order is from higher bit registers first during a push and lower bit registers during a pull.

For example, the coding of PSHS A,B,PC would be two bytes, the first memo \$34 (from chapter four) and the second 10000110 or \$86 giving \$34 Me for the complete instruction,

The second form is used by transfer and exchange instructions to wedfy a pair of registers to be moved. The top four bits of the post byte # 71 define the source register and the bottom four (0-3) define the tentination register.

These are coded as follows:

8006 - 0 8181 - PC 8001 - X 1008 - A 8018 - Y 1001 - B 8011 - U 1816 - CC 8180 - S 1811 - DF

All other codes are invalid-

For example, TRF X.T is a two byte instruction - the first byte is \$15.

throm chapter fourl and the post byte is 00010010 or \$12, giving \$1F 12. Each instruction is given along with its effect on the condition codes for the complete instruction.

CHAPTER FOUR THE INSTRUCTION SET

The chapter forms the bulk of the reference part of this book. It is a signal of the 1809's instruction set. It is not that a beginner reads through from ABX to TST trying to take detail. To make the best use of this chapter it is probably to review each gage briefly, noticing any special comments, and so n simply look up any instruction as and when it causes the only way to learn a new machine language is to write any make mustakes!

Emistruction is given along with its effect on the condition codes are of op codes. The table of up codes includes an indication of committees and how many cycles it takes to complete. For a single (MC4807) the number of cycles can be translated directly into codes. The time given in column C of the table are the times that any instruction might take. ADDITIONAL CYCLES HAVE TO BE ADDED FOR SOME INDEXED ADDRESSING MODES, of additional cycles can be found at the end of the chapter. In the chapter in the chapter is to the time if the branch is not taken and the second in orders to the time if the branch is not taken.

The same is also true of the memory requirements listed in column B and tables in that extra bytes could be required for any given indexed assessing mode. This information for indexed addressing is again given and of the chapter.

Operators

(- assignment or as transferred to

I + Septem AVD

T Boolean CR

(+) = Spolean EXCLUSIVE OR

: + concatenation

 indirect contents of e.g. (X) is the content of the location whose address is in X.

H = high between w.g. IH = most significant between I

L = low byte of e.g. M. = least significent byte of X

* after overation e.g. A' is the state of A after the operation

1 * Revaded wall number e.g. 4F = 15

Flans

Half carry flag

N = Hegative Flag

2 " Zero flag

W + Overflow flag

C + Carry flag

I. = Intermet flag

F = Fast interrupt flag

E " Entire state flag

Registers and Mover's

A - Accomilator A

8 * Accumulator B

0 = Accumulator 0 (= A1E)

X = Index register X

Y - Index register Y

5 - system stack sounder

U = over stack mounter

DP + direct page register

DC - condition code register

PC * program counter

SP = cyclem stack sounter

R * # register (specified later)

H = a general memory reference

EA = effective address - the address specified by whetever

addressing mode is in use.

If - an immediate memory reference

= an immediate memory reference

Ceneral.

MS # west significant

LS = least significant

iff . if and only if

Add the unsigned value in B into X

BESTERN PROFITABLE

INVITED CODES! Not affected

with This is the one instruction which makes the B register different from A.

ADC Add with cerry weary into accomilator

BERKTING ST (- R + R + C

CENTER WILLIAMS

at left liff the operation caused a carry from bit 2

at Sat iff bit seven of the result is set.

22 Set iff result to zero

up Set iff the operation caused as 8 bit 2's complement overflow

CI Sot iff the operation caused a corry from bit 7

WIEST Retire that there is no 16 bit forw of this instruction

MEMORY ADDRESSING HODES

IMPERMI SCREET EXTENDED INVESTATE DISCRED

TOOMS OF C B OF C B OF C B OF C B

ACCH 99 1 2 89 5 3 89 2 2 A9 44 24

ACCB 99 4 2 F9 5 3 C9 2 2 E9 44 24

ADD

Add mesony (sighbout corrul into accumulator A.B or D

OPERATION: For an 8 bit operation

RICERIN

For a 16 bit operation RI C- R + MINIS

CONDETTON CODES:

HE Affected only by an 8 bit operation - Set iff a curry free but 3 occurred

At Set iff Hill of result in set.

22 Set iff result is zero

VI Set iff there was an B/16 bit I's complement overflow

CI Set iff the operation caused a corry from the MSE.

MOTES: Notice that the H bit is only affected by an B but addition hence BCD. erithertic can only be carried out two digits at a time.

MEMORY ADDRESSING MORES DARRENT DENECT DITENSED INVESTAGE INCOMES Modes OF C B ACCO. 99 4 7 86 5 3 86 2 7 86 4+2+ 4000 DE 4 2 TB 5 3 DB 2 2 EB 4+2+ 4000 03 4 2 63 7 3 63 4 3 63 64 24

AND

Logical MAD of memory into accumulator A or 8 or CC

DESMIDE R' (-FIA

COMPLITION CODES:

If E is not the condition code register.

MI set affected MI set iff bit 7 of result is set ZI set iff result is zero Wi cleared CI not affected

If R is condition node register


CC* 0- CC & DR | Limediste reversit

seres: Alber can only be used in impediate form.

MEMORY ADDRESSING HODES DARRON OUTERT EXTENSED DARRONTE DOCUMENT Models OP C B OP C B OP C B OP C B AMBA 94 4 2 84 5 3 84 2 2 64 64 24 ME D4 4 2 F4 5 3 C4 Z 2 E4 44 24 AMDOC 1D 3 2

AGE. Arithmetic shift left

SERVICE CO.



C*C+67,57*C+66,56*C+55.......58*C+8

CHIEFTON CODES:

acceptioned.

at set iff hit I'm! the result is set

I set iff result is zero

III Issaid with by (4) by of the original overand

the set with bit 7 of the original operand

There is no 18 bit version of this instruction. For MELD use:

ASLB BILA


and matter that the flags are set for the legte in the A register only.

MEHORY ADDRESSING MODES DARWING DIRECT EXTENSED DREDGATE DRENED MINE OF G. B OF C B OF C B OF C B aga 48 7 1 1023 SH 2 1 68 A 2 78 7 3 6B 64 21 45.



Arithwetic shift right

OFERATION:



\$714-\$51,6414-657,8514-\$44,6414-55....\$8114-\$1,014-\$8

CONDITION CINES:

HI undefined

HI set iff bit 7 of the result is clear

Il set iff result is zero

V not affected

Cl loaded with but zero of original overand

MOTES: Notice that the V flag is not affected, the 6889/EL/EZ/93/98 do affect the V flag.(See charter 7) There is no 16 bit version of this instruction. For ASPD out:

ACRES

but note that the flags are set only for the B register.

 SCC franch on carry clear

DERATION: 100 C-8 Uses FC1 C- PC + TH

INDITION COEES: Not affected

WITS: Used after a softract or compare on unaligned binary values BCC branches of the requision was higher or the same as the manage operand. This instruction is not seaful after DMC/DEC, LEST, TST/DLE/COM.

Relative addressing

to DP C B

ICC 1829 5(6) 9

DCS Branch on corry set.

DESMITTING LEFF Coll Shen FC 100 PC VIN

CHESTERN CODES: Not affected

WIEL After a septract or comment RCS random a branch of the encount value in the register was lower than the training energy value. This instruction is not marked after DK/DEC, 10/91. TSL/QLR/DM.

Relatite addression

NOW OF C B

80 25 2 2

(805) 1825-5(4)-4

REO freed an small to zero

THE PATION: LEFT Z=1 then FC -- FC + TH.

EMPITTION CODES: Not offected

MITEL after a materat of company DED will couse a branch of the two walkers according to resident were easily.

Relative addressing

Note OF C D

10 2 3 2

1927 Stat 4

BBE

Branch on greater than or excel to zero

DESTALLIBRE LEFF (W (A) W) = 5 then PC' (- PC + IN

COMPLETION CODES: NOT affected

MOTES! After a commune or subtract overation BGE will cause a branch of in two's comminment arithmetic the contents of the register were greater than or equal to the contents of the emerge.

Felstive addressing

Mode 09 C 5 06E 25 1 2 LBSE 1820 5(6) 4

DGT Branch on greater than

OPERATION: Iff 2 8 (N (+) 4/3 = 8 then PC* (- PC + IN

COMBLITION CODES! Not affected

MOTEST After a subtract or compare instruction EST causes a branch if the register was greater than the wampry in two's complement or itseets;

Relative addressing

Acide 69 C 8 BGT 2E 3 2 LBCT 162E 5(6) 4

BHIL from af higher

OPENATION: Iff (E v Z) = 0 then PC (- PC + D)

CONDITION CIDES! Not affected

MOTES: After a subtract or compare instruction BMI will cause a branch of the unsigned value of the register was higher than the memory value. It is not exactly after DMLTEE, LD/SI, IST/CLR/DDM.

Relative addressing

Node DF C 8 BME 22 3 2 LBMT 1822 5(A) 4 BHIS Branch if higher or save

SHEATTONG IFF C + 8 then PC" C- PC + IN

INDITION CODES: Not affected

MITS: Owed after a subtract or commune on unsigned binary values BEE branches if the requister was higher or the same as the memory correct. This is an example language deplicate of BEE and similarly is not useful after INCIDED.

DIST. TET/DER/COM.

Relative addressing

66 07 0 0 66 04 3 2 66 1824 5(8) 4

BOXT But test

SERVICION: R & H Inc assignment)

E not affected

at set iff bit 7 of result is set

Il set iff result is zero

at cleared

II sot affected

WITEST Only the condition codes are changed by this instruction

MEMORY ADDRESSING HODES

ES E' Franch on less than or would to

SMEMORITHMEN HET Z v C N (+) V > = 1 then PC' (- PC + 2h

INMESTION CODES: Not affected

NOTES: After a subtract or compute on two's complement values BLE causes a branch if the register was less than or equal to the memory operand

Swiative addressing

Node OF C B BLE 3F 3 2 BLE 1025 516) 4 BLO

Syanch on Jower

DEFRATIONS AFF C=1 then PC - PC + IN

COMPATITION CHEES: Not affected

MULTES After a subtract or commerce on unsigned binary values \$6.0 causes a branch if the register was lower than the money operand. This is a dislicate essenbly lampage instruction for BEC and is similarly not uneful after IMC/SEC, LD/SE, PSE/ALS/COM.

Relative addressing

fode OP C 6: (ED 25 3 2 URD 1820 5(A) 6

BLS

franch on lover or save

OFERMIONS ATT C C v Z) = 5 then PC' (- PC + Ds

CONSTITUTE CONSSI Hut affected

MITES! After a subtract or compare on unsigned binary values \$1.5 casses a branch if the register was lower or the same as the momenty operand. Her usuaful after DMC/DEC, LE/SI, TSI/OLR/DM.

Relative addressive

Node 0F C 8 8L5 22 2 2 LBLS 1823 5(6) 4

ENLT Branch on less than

OPERATION: off C H (+) U) = 1 then FC' C- PC + IN

COMMITTION CODES: Not inflected

MUTES: After a subtract or compare operation on two's complement values 8.1 will cause a branch of the register was loss than the money operand.

Relative addressing

Reds: GF C B BLT 20 3 2 LBLT 1820 5(4) 4 BMI franch on warks

(PERATION LET N = 1 than PC (- PC + IM

COMESTRON CODES: Not affected

MISS: after an operation on a two's complement value bill causes a branch of the result leasably invalid was regetive. Notice that an overflow condition is not checked for.

Helative addressing

Node SP C 8 SMI 35 3 2 (SMI 1828 SAA) 4

ENE Branch not exial (to sero)

DESATIONS AFF 2nd than PC" - PC + DR

COMPUTION CODES: Not affected

MULTIC After a substruct or commerc secretion on AMT binary values SME causes a branch if the register is (or would be) not excel to the memory unersed.

Relative addressing

100H (F C E 10€ 25 3 2 150€ 1826 S(A) 4

Exert Branch on plus

OFERETION: iff N = 8 then PC" - FC + In

CONDITION CODES: Not affected

MUNCS: After a two's complement overation EFL causes a branch if the leavesbly involved result is monitive. Note that EFL does not check for overflow.

Relative addressing

Mode DP C 8 8PL 2A 3 2 LSPL LS2A 5(6) 4 BRA

Branch (alwest)

DPERATIONS PET (- PC + IM

COMDITION CODES: Not affected

MOTES: Causes an unconditional branch.

Relative addressing

Hode OF C B 186 21 3 2 LBRA 16 5 3

BRN

Branch never

OPERATION: now

CONDITION CODES: Not affected

MOTES: ESD is essentially a MO-OF command but is useful in testing programs. tixing loops etc.

Relative addressing

Note OF C 8 89W Z1 3 Z

EBBN 1021-5 4

BSR

Branch to subroutine

OPDATION: 9" (- SP - L. (SP) (- PD.

9" (- 9" - 1, 19") (- POH

PC' (- PC + DK

CONDITION CODES: Not affected

MOTES: The PC is poshed onto the stack and a relative on long relative game is insecutard.

Relative addressing

Mode OP C B

89R 80 7 2

LESS 17 9 3

BVC Branch on overflow clear

BEHATIONS OFF V = I then PC' C- PC + IA

COMMITTION CODES: Not affected

WIEST After a two's complement binary meration SMC will couse a branch if tiere was no overflow.

Relative addressing

more OF C B

WE 29 3 2

(900 1029 516) 4

EUS:

firanch on overflow set

IPPATIONS AFF V = 1 then PC" <- PC + IN

IDNOTTION CODES! Not affected

WHESE Witer a two's complement operation BVS will cause a branch if an overflow mourred.

Relative addressing

Mode OF C B

PMS 29 3 2

LEUS 1929 5(6) 4

CLR

Chear (set to zero)

SPERATION: N (- 0

EDMITTION CODES:

Ht net affected

HI cleared

II set

Wt cleared

Ci cleared

MOTES: The C flow is cleared for 680% compatibility. Notice that the memory lacation is read during a clear.

MEMORY ADDRESSING HODES

DARROU DINCT DEBETO DINCOLL DOCUMENT

Modes OF C B OF C B OF C B OF C B

ELSA # 2 1

CL98 5F 2 1

62 7F 7 3 DR

EF 64 74

For a 16 but operation R - M (no assignment)
For a 16 but operation R - MCM+1 (no assignment)

ELMOSTEON CODES:

AC set iff ACE of result is set

If set iff result is zero VI sat iff the geration cannot a I's complement overflow

Ci set iff the overetion DID NET came a corry from the MED

MOTES: Mothern is eltered aspect the condition code requiter. Motion that the 16 bit form of this instruction is a true 16 bit compare unlike the ABBS family.

REMORY ADDRESSING NODES INCHENT DIRECT EXTRACTS INVESTATE INCOMES ASSES OF CE OF CE OF CE OF CE CHA 91 4 2 81 5 3 B1 2 2 A1 4+ 2+ 01 4 2 11 5 3 01 2 2 81 4 24 CMPE DIFD 1995 7 3 1983 8 4 1003 5 4 1003 7+ 3+ EMPS 1190 7 3 1180 8 4 1180 5 5 11AC 7+ 3+ CHEST 1193 7 3 1183 8 4 1183 5 4 1143 7+ 3+ ONI 化 6 2 配 7 3 配 4 3 配 4 2+ OFY 1890 7 3 1890 S 4 1880 5 4 1880 7+ 3+

COM thes or logical complement

OPERATION:

N' C- H
COMDITION CODES:
HI not affected
HI set iff but 7 of the result is set
ZI set iff result is zero
CI set

MITEST The C flag is set for 6000 compatibility. There is no COMD instruction.

HENDRY ADDRESSING MODES

104ERENT DESCT EXTENDED DWEDTATE DROOFD

Nodes OF C 8 OF C 8 OF C 8 OF C 8 OF C 8

100M 43 2 1

100M 53 2 1

100M 53 2 1

CHAI Clear and west for saternut

wait for a non-wasked interriet to occur

CONDITION CONCESS:

socially cleared by imediate byte-

MEEN: After a DANT on FIRO interrust may order its interrust bandler with the write maximum state saved. The following RTI will return the entire machine wiste automatically however. This instruction revises the ARR's CLIPMI MEMORIES.

MEMORY ADDRESSING HODES
DHEPENT DIFECT EXTENDED INVESTIGATE DIFFEREN
HOSES OF CR OF CR OF CR OF CR
DAT 3C 28 2

DAA

Deciral adjust &

OPERATIONS A" (- A + DESIDES

where OF1 = 4 iff H=1 or LSH > 0

and of a derivine

and = 0 otherwise

MON/LSM are the most/least significant 4 bits of the original operand.

CONCETEON CODES:
All not affected
At set iff MED of result is set
Zf set iff result is zero
VI not defined
CI set if a carry from the MED occurred on if the carry flag
was set before the operation

MOTES: The DAM instruction is used after an ADDA or and ADDA to correct the result to BCD form. Swfore the addition operation both of the operands must be in a correct BCD format (i.e. each mibble must be between 6 and 9). Multiple precision operations can be carried out by using the carry severated by the DAM.

MEMORY ADDRESSING MODES
DHERENT DIRECT EXTENDED INVESTAGE INSIDES
Hodes OF C 8 OF C 8 OF C 8 OF C 8
S44 19 2 I

DEC Decrement

PERATEDIE Nº C- H - 1

EMBLITION COOKS:

IS not affected

IS not iff bit 7 is set

IS set iff result is zero

IS set iff the original operand was \$85

Is not affected

emiss The corry flag is not affected allowing the DEC instruction to be used as a lose counter in moltiple precision operations. When operating on unsigned values only BEO and DMC can be expected to work properly. When operating on use's complement values all signed branches work. This is because of the setting of the V flag for two's complement overflow and the C flag not being used to indicate a corry. Notice that DMC.M.S.DMC.BLO do not work commissionly after a DEC. Notice that there is no 16 bit DECO instruction. Use LEAR -1.0 for the index registers and stack pointers.

MEMORY ADDRESSING MODES
DHERENT OBSCT EXTENDED DWEIGHTE DECKED
Notes OP C B OP C B OP C B OP C B
SCA 4A 2 1
SCB 5A 1 1
SCC SA 6 2 7A 7 3 6A 64 24

EDR

Exclusive OR of A or 8 with memory

PERATIONS R" <- R (+) H

CREATION CORES:
IC not affected
IC set iff bit 7 of result is set
IF set iff result is zero
IC cleared
II not affected

MCTES! No 14 bit forw of this instruction.

HENDRY ADDRESSING HODES

D44FENT DIRECT EXTENDED D4EDTATE D4ECAD

1004 UP C B UP C B UP C B UP C B UP C B

1004 98 4 2 B8 5 3 98 2 2 A8 44 24

1008 08 4 2 F8 5 3 D8 2 2 E8 44 24

EXG

Exclusive registers.

(PERSITIONS RI (-- RI (note dable sasigment)

CONCITED CIDES:

Not affected unless one of the registers is the CC!

MUTES: Indy registers of the same size can be exchanged.

MEMORY ADDRESSING MODES IMERENT DERECT EXTENDED DWELTATE IMPOSED NOW DET OF CHOPCH OF CHOPCH EXC \$1,82 H 7 2

TNC

Ericroment

OPERATOR: Nº (- M + 1

COMMITTEN CODES: 10 not affected Wi set iff bit 7 of the result is set

It get iff rought is men

Li ret affected

MOTES: The curry flag is set effected allowing DEC to be used as a loop coxess # HESTERN For an 8 bit operation in multiple precision prothector. Motice that there is no 10 bit form of this distriction, however LEBr 1,r can be used for the true 16 bit registers.

MEMORY ADDRESSING MODES DECOME STATEMENT ESCHOOL TOWNSHIP DECOME Notes OF CE OF CE OF CE OF CE INCA 40 2 1 DACE - 50: 2 to BC 4 Z 70 7 3 6C 64 24

JMP-

does to the effective address.

(PERMITBRE PET (- EA

CONDITION CHOESE Not affected

REMBET ADDRESSING NO DWENENT CONECT EXTENSED DWENCATE INDEXED Hookes OF CE OF CE OF CE OF CE H 3 2 7 4 3 花 3+ 2+ Josep to submorting

WHITTON: 55" <- 55" + 1 (SP) (- PE) (37) (- 10) SP1 (- SF = 1 HC' - EA

THE PROPERTY AND AFFRICANT

well the return address in stared on the stack and a June to the effective allers occurs. If it is required to save all of the registers then used

> PSE CC.A.B.OF.X.Y.U ER abrartine

notice MES AL 24 rebitts

REMORY ADDRESSING HODES DHERENT DIRECT EXTENSED INVESTATE DECKED OF CB OF CB OF CB OF CB 90 7 2 10 8 3

fload register from memory

R* (- H 育1: <- 州(州+1 For a 16 bit overation.

DESTRUM CICES! most affected

ment iff HS but of Isaded data is set

met iff loaded data is zero

E ciegred

= not affected

MEHORY ADDRESSING HODES

INVERENT CURECT EXTENDED INVESTIGATE DICEOTO OF C B OF C B OF C B OF C B 96 4 2 86 5 3 86 2 2 86 4+2+ 34 D6 4 2 F6 5 3 C6 2 2 EE 4+2+ æ DC 5 2 FC 6 9 CC 3 3 EC 5+2+ (8 THE & 3 10FE 7 4 10FE 4 4 10EE 64 34 Θ¢ DE 5 2 FE 6 3 CE 3 3 EE 5+2+ 201 至52 至83 至33 在5+2+ OX. 1895 6 3 1886 7 4 1886 4 4 1886 6+ 3+

-39-

OPERATIONS AS C-EA.

CONFITTION CHEEST

HI not affected

M. ret affected

TO LEGALIANT ust iff result is been LEASTLEAU not affected

VI not affected

C: not affected

MOTES: The LEA instruction is special in that it allows access to the address of a location rather than the incation. The effective address is computed using whatever addressing mode is specified and the result is loaded into the register specified. Notice that instructions like LEAV 1.7 are allowed. The LEAV and LEAV instructions affect the 2 bit to allow 8000 compatibility with INO/DEX replaced by instructions like LEAV 1.X. LEAU and LEAS do not affect any of the condition codes to allow the stacks to be cleaned as with the condition codes returned as results to a calling rowtine and for 8888 INS/DEX compatibility.

It is important to be more of a sitfall in the use of the LEA instruction. LEAP .r** and LEAP .r* do not change the register r because the effective address is loaded before the auto processitation is done on an internal register. Instead, use LEAP 2.r and LEAP 1.r which are faster in any case.

PERFORM ADDRESSING MODES

DHESSHI DIRECT EXTINEED INVESTAGE DIRECTED

PRODES OF C B OF C B OF C B OF C B

LEAS

LE

MEITTIN CIXES:

iii undefined

must iff bit 7 of the result is set

most iff result is zero

leaded with b7 (+) b6 of the original common

loaded with bit 7 of the original oversed

WIESE This is a convenient assembly language distincts of AG. which performs the used function. See AG. for more details.

MEMBER ADDRESSING HODES
DMONOR OF C 8 OF C 8 OF C 8 OF C 8 OF C 8

SA 48 2 1


SB 58 2 1

SB 6 2 78 7 3 68 6+2+

LSR

Loquest shift right

(PERATION:



NOTIFICATION OF THE PROPERTY OF STREET OF STRE

COMMITTION CODES:

IIC not affected

all cleared

It set iff result is zern

Ct topsed with bit I of the original operand

MCTES: Doe will affects the V flag. There is no to bit version of the instruction. To shift 0 (1990) use:

194

but notice that flags only reflect the condition of the byte in the B register.

MEMORY ADDRESSING MODES

INVESTIGAT DESCRIPTION DATE OF C B OF C B OF C B

1384 44 2 1

LSRE 54 2 1

159

14 6 2 74 2-3

64 3+ 2+

P 11 14

multiply accomilators

DESTRUTIONS AS IS SO A SE B.

COMPLETION CODES:

Ht not affected

Wi not affected

Zi set iff the result is zero.

W not affected

CI set iff bit 7 of 8' is set

MITES: The multiply operation is on untigned binary maders. The cerrs file allows the result to be counsed book to 8 bats by:

> HILL NOCK 91

MEMBERT ADDRESSING MODES

DRESENT ODROCT EXTROCED DREDIATE DRESED

Moors OF C 8 OF C 8 OF C 8 OF C 8 OF C 8

HE 20 11 1

NEG

dritheatic or two's complement (negate)

OPERATIONS Nº 4- 8 - H

CONSTITUTE CODES:

All undefined

MI set iff bit 7 of result is set

21 set iff result is zero

VI set iff original quarant was \$88

Cl set iff the operation did not cause a carry from hit 7.

WOTERS This is a two's complement regate-

HEHDRY ADDRESSING MODES

CHECKET DIRECT ENTERED INVESTME INCESSED

Nodes OPC 8 OPC 8 OPC 8 OPC 8 OPC 8

MEG8 58 2 1

IES (

60 A 2 78 7 3

88 : 64 ZH

NOP

No operation

OPERATION: none

CONDITION CODES: Not affected

MITEST No registers (except for the PC) or memory contents are afforted.

MEHORY ADDRESSING MODES

DNETERT DIRECT EXTENDED INVESTMENT INDEXES OF C B OF C B OF C B

MOP 12 2 1

PERMITTEN R' C- R V H R' C- R V H LF R IS CC

COMMITTION CODES: if % is not OC HI not affected HI set iff bit 7 of result is set ZI set iff result is zero CI not affected

if 8 is CC then

CC' C-CC v Et

PSH= Push registers onto 1 study.

OPERATIONS # = 5 or U of #=5 then R=U of #=0 then R=5

If FC is to be pushed then $x' \leftarrow x = 1$, $(x) \leftarrow FC$, $x' \leftarrow x = 1$, $(x) \leftarrow FC$.

If # is to be pushed then $x' \leftarrow x = 1$, $(x) \leftarrow FC$.

B' $\leftarrow B = 1$, $(x) \leftarrow FC$.

B' $\leftarrow B = 1$, $(x) \leftarrow FC$.

If I is to be pushed then $x' \leftarrow x = 1$, $(x) \leftarrow FC$.

B' $\leftarrow x = 1$, $(x) \leftarrow FC$.

B' $\leftarrow x = 1$, $(x) \leftarrow FC$.

If I is to be pushed then $x' \leftarrow x = 1$, $(x) \leftarrow FC$.

If I is to be pushed then $x' \leftarrow x = 1$, $(x) \leftarrow FC$.

If I is to be pushed then $x' \leftarrow x = 1$, $(x) \leftarrow FC$.

If I is to be pushed then $x' \leftarrow x = 1$, $(x) \leftarrow FC$.

Notice that only the stack pointer not being used can be stacked !

CONGITION CODES: Not offected

MOTES: Arms all or none of the recisters may be sushed onto the stack. For any register not included in the such the appropriate cycle is imported. The order the registers are sushed is strictly as above and does not deemed on the way the assembly language instruction is written e.g. FONE CC.Y.PC is the same as PSNU PC.CC.Y and the order is first PC, second Y, third CC.

A single register can be stored on the stack with the condition rodes set by unine an auto increment store, e.o. STA .-5; STX .--5.

HEHORY ABDRESSING HODES

DHEFENT DIRECT EXTENSED INHEDIATE INCORD

Modes OF C B OF C B OF C B OF C B

PSNJ 36 5: 2

PSNS 34 5: 2

a such requires 5 cycles + one cycle for every BTE sushed. s.c. PSE A requires 5 cycles, PSE X.A requires 7 cycles.

```
OFENCIONI x = 5 or U
if x=5 then 8-0
if x=0 then 8-5
```

If CC is to be pulled then CC (- (x), x' (- x + 1 if A is to be pulled then $A \leftarrow (x)$, $x' \leftarrow x + 1 if B$ is to be pulled then $B \leftarrow (x)$, $x' \leftarrow x + 1 if B'$ is to be pulled then $B \leftarrow (x)$, $x' \leftarrow x + 1 if X$ is to be pulled then $B' \leftarrow (x)$, $x' \leftarrow x + 1 if X$ is to be pulled then $B' \leftarrow (x)$, $x' \leftarrow x + 1 if X$ is to be pulled then $B' \leftarrow (x)$, $x' \leftarrow x + 1 if C \rightarrow (x)$, $x' \leftarrow x + 1 if C \rightarrow (x)$, $x' \leftarrow x + 1 if B'$ is to be pulled then $B' \leftarrow (x)$, $x' \leftarrow x + 1 if B'$ is to be pulled then $B' \leftarrow (x)$, $x' \leftarrow x + 1 if C \rightarrow (x)$,

Notice that only the stack pointer not being used can be suited from the stack !

COMMITTION CODES: Not affected

METERS Are, all or none of the registers any be pulled from the stack. For any register not included in the sull the appropriate cycle is ignored. The order the registers are sulled is strictly as above and does not depend on the way the occambly language instruction is written e.g. PULU CC.Y.PC is the same as PULU CC.CC.Y and the order is first CC. second Y. thand PC.

A single register can be suited from the stack with the condition codes set by an auto increment load, e.g. LDA ,5+1 LDX ,5+4.

MEMORY ADDRESSING WODES

INDEEN STREET EXTENSED INVESTALE INCOME

FOR UP C B UP C B UP C B UP C B

FOR UP C B UP C B UP C B

FOR UP C B UP C B UP C B

FOR UP C B UP C B UP C B

FOR UP C B UP C B UP C B UP C B


FOR UP C B UP C B UP C B UP C B UP C B

FOR UP C B UP C

A pull resures 5 cycles of one cycle for every lette sulled, e.g. PAS A resures 6 cycles, PAS X.6 resures 7 cycles. ROL

Rotate beft

DESIGNATION:



E10-67-6710-66-6610-65-1111-6610-E

ETHELTEON CODEST

No not affected

mi set iff hit 7 of result is set

25 set off result is zero

III loaded with by (*) be of the original operand

[loaded with by of grigosal operand

MITTES: A 16 bit version of this operation is not available.

MENDEY ADDRESSING NODES

DREPHI DIRECT EXTENDED INVESTATE BIGGED

Mains OF C 8 OF C 8 OF C 8 OF C 8

BIGA 4912 1

BIGS 79 2 1

BIGS 79 2 1

BIGS 79 2 1

ROR

Rotate might

OPERATION:

			(-					-
1	1	1 1	1	1	1	1	10	101
N						64	1000	-

CHOITIN COES:

HI not affected

HI sat iff bit 7 of result set

Zi set iff result zero

VI not effected

CI loaded with bit zero-of overand

MOTEST The 6800 sats the V bit.

MERORY ADDRESSING HODES

ZMERENT DIRECT EXTENDED INVESTIGATE INSENTED

AGONG OP C B OP C B OP C B OP C B

ROSA 46 2 1

9099 56 2 1

NOR 06 6 Z 76 7 3

66 64 24

RII

Return from interrupt

SPERWILLING CC* (= (SP) + SP* (+ SP + 1

There if E flag is set

A (-(9), 9 (-9 *) E (-(9), 9 (-9 *)

IF (- (SF), S' (- S' +)

30 (- ISP), SP (- SP + 1

A (-191, 30 (-50+1

TH (- 1991, 1911 (- 59 + 1

101 - 100 10 101 - 20 1

在 ~ 1971、97 《 57 + 1

进(三)(2)、第(三)(1)

化小学), 学(一学+1

的不明, 91个第十1

POL (- (SP), SP1 (- SP + 1

if CC bit E is clear then

PDE (= (91), 91 (= 97 + 1

HL (# 190), 91 (- 92 + 1

CONDITITION CODESE

swcowerpd from stack

INCHOST ADDRESSING HODES INVESTM DIRECT EXTENDED SHEDEATE DEEXED

Notes OF CB OF CB OF CB OF CB

WII.

anting 38 15 1

STE

sertial I & 1

RTS

Return from subsouting

GENETING FOR GUIDIN SPINGSP + 1

10.1 (- (3P), 9P1 (- SP + 1

DMESTION CODES: Not affected

NERORY ADDRESSING HODES
DHESSNI CORECT EXTENSED DHESSARE INCOMES
Modes OF C B OF C B OF C B OF C B

昭 37 5 1

SBC

Subtract with borrow

DESATIONS R' (- R - R - C

CONDITION CODES:

HI undefined

HI set iff bit 7 of the result is set

It get iff regult is zero

Wi set iff the operation courses a two's complement overflow

CI set iff the operation did not cause a curry from bot ?

WOTES! There is no 10 bit wesien of this instruction.

MEMORY ADDRESSING HODES EMERENT OFFICE EXTENDED INVESTATE DECKED

House OF C 8 OF C 8 OF C 8 OF C 8 97 4 2 87 5 3 82 2 2 A2 4+ 2+ 02 4 2 92 5 3 02 2 2 62 54 24 SECR

SEX

Sign waterd lower eight bits in 0 register

OPERATION: If bit 7 of 0 is set then A' (- AFF else A' (- \$11.

COMDITTION CODES:

MC not affected

NO set iff MEB of result to set

22 set iff result is zero

VI not affected

CI not affected

MOTEST This instruction converts a two's complement number in B into a 16 bit two's savelevent number in 0.

MEMBRY ADDRESSING MODES DIMEDROIT DIDECT EXTENDED IMPORTATE DIOCESO Modes OF C 8 OF C E OF C 8 OF C 8 SEX 10 2 1

ST

Store register into westry

SERRIDAL For an U bit secretion 8' C-8 For a 16 bit meretion #1841 (- 8

EDWELLTED CODES:

not not affected

at sat iff MS bit of stored data was set

It set iff stored data was zero

III cleared

CI not affected

			H 0	N.Y		à D	DR:	1	5.3	E M.	H O	DES		
	24	EEN	T 1	DIR	ECF		EXT	iκ	ED:	110	EDIATE	140	(ME	1
Rodes	OF	C	8 1	œ	C	8	Œ	E	10	OF	CB	OP	C	В.
STA				97	4	2	E7	5	3			AT.	4+	24
578				DF.	4	2	F7	5	3			U	44	23
570				10	5	1	10	å	3			ED	54	24
575			:	NOF	4	3	TRE	3	3			LNEF		
270				DF.	5	2	FF.	6	1			U	54	24
578							H.					N.	1950	
577			1	DH	è	3	188	7	4			IME	4+	31

Subtract wowers from register

SPERATEONI ST (-8 - M

EINDITTION CODES:

#2 undefined

500

at cart iff MG but of result is set

25 set iff result is zero

at set iff the operation caused a two's complement overflow

II sat iff the operation did not couse a corry from the MS bit

MEMORY ADDRESSING HODES DHESENT ODECT EXTENDED DHESTATE DICCED Modes DE CE DE CE DE CE DE CE DE CE 99 9 2 88 5 3 98 2 2 A3 9+2+ 06 4 2 FB 5 3 CB 2 2 EB 4+2+ THE 93 6 T 43 7 3 83 4 3 A3 6+ 2+

SMI 2/3 software interrust

OPERATIONS Set E files

9" (- 9" - 1, (9") (- H) 591 (- 59 - 1, (59) (- POR かいが-1,(例)小は 学 (- 学 - 1, (学) (-)) 591 (- 59 - 1, (SP) (- YL 學一个學一」(學) 任何 Ø* ← 學 − 1. (型) ← 直 **ダ***(-ダー)。(ダ)(-双 野 クター1, (男) (一部 91' (- 91 - 1, (91) (- 8 野(一里-1, (野) 仁五 9"(- ター), (例)(- 位 liff SkI then set I. F (mank interrupts) PC" (- (SEFFA))(SFFFB) GEF SWIZ then PC* (- (METER))(METER) iff 9433 then

PC* (- (BFFF2)2(BFFF3)

COMMITTEN CREEKS Not affected

MEMORY ADDRESSING MODES
DMORNT DIRECT EXTENDED INVESTIGATE DMORED
fodes OF C B OF C B OF C B OF C B
SMI 3F 19 1
SMI 18F 28 2
SMI 11F 28 2

SYNC Sechronize to edgrad event.

DMERATION: All processing stops until an interrupt occurs.

If the interrupt is enabled and lasts lunger than 3 cycles the appropriate interrupt rectire is executed.

If the interrupt is masked or shorter than 3 cycles execution continues at the next instruction (without stacking the registers).

CONDITION CODES: Not affected

MEHRRY ADDRESSING NODES

DAMERSON DIRECT EXTENDED INVESTATE INCOME

Nodes OF C B OF C B OF C B OF C B

SYNC 13 >2 1

TRF Transfer register to register

DESTATIONS RO (- RE

net affected unless RZ = DD

MCTEST thay registers of the same size may be transferred. The D register can be used as a time between the U and LA bit registers. For everyle TFR DF.X can be implemented as TFR DF.BITEF D.X.

DHESSMI SCHOOL EXTENDED DHESSAIR DECEMBERS OF C 8 O

TST let

OPERATEIN: N - 0 no assignment

committee colors:

st not affected
st set iff bil 7 of result is set.
D set iff result is zero
st cleared
C not affected

course the seed also clears the C flag. The TST instruction is of less use on resigned values than street because unsigned values carret by less than zero-backies the C flag is unaffected the only unsigned branches that will work after the seed and see all the stand branches are available.

NENDRY ADDRESSING ADDES
DRESSING DRECT EXTENSED EMERIATE ENCORD
TOTAL OF C 8 OF C 8 OF C 8 OF C 8
TEST 40 2 1
TEST 50 2 1
TEST 50 2 1

Indexed addressing Modes extra time and memory

Tree	Forms.	non-i	ndirect	India	ect
		0	8	0	8
Constant offset	Zero offset		1	3	
	5 bit offset	1	8	4	in
	8 bit offset	1	1	4	1
	14 bit offset	4	2	7	2
Accumulator offset	A/B register	1	1	- 4	1
	D register	4		7	
Auto sno/dec	Inc/due by 1	2	\$ re	t siles	ed .
	inc/dec by 2	3	1		
corat. offset from PC	Il bit offset	1	1	4	1
	lá bit affwt	5	2	8	2
extended indirect	In bit address			5	2

Stacking order

High revery			
	FOL		
16,5	POIL		
	0/50		
8,5	0/58		
	12		
4,5	196		
	2		
4,5	201		
3,5	DP		
2.5	- 1		
1,5	A		:A
1,5	000	(- SP (0) U	Poll 1
			push I
			V

Branch Groups

Simple Conditional Branches

BED	21	SHE
BAI	305	191
ICS	0-1	80
INS	U=1	910

Signed Conditional Branches

HGT	N (+) V & Z = 1	ELE.
	* (*) V = 1 7=1	EL!
BLE	N (+) V = 1 N (+) V = 1	BEE

Unsigned conditional branches

sid.	Ē	ı	Ž		1	BLS
INS		ē		1		BLO
BED.	T	Z	*	1		DE
H.S	C	v	1	=	1	BHE
BLO		C	÷	1		BH5

^{*} not useful ofter INC/DEC, LD/ST, TST/CLR/CDM

CHAPTER FIVE INTERRUPT HANDLING

The way in which a microprocessor handles interrupts is one of the many details which determines whether or not a processor is suitable for a particular application. For the microprocessor designer there are a number of choices to be made concerning interrupts. In the early days micros could only have one, or at most two, sorts of interrupt because of the lack of space on the chip and the shortage of space plays or a standard integrated circuit package. Ideally an interrupt should be serviced by first stacking the entire machine state and then jumping to an appropriate interrupt handling program. However the requirement for an interrupt to be serviced quickly would make the Facility to stack only a subset of the registers very desirable. Also the limitations on thip design and speed make the use of a fixed interrupt address the usual way of servicing the interrupt. A fast simple interrupt actingue generally makes a processor suitable for control aplications. A sophisticated interrupt technique generally makes a processor suitable for time sharing and multi-tasking.

The 6809 has a number of interrupt handling techniques that make it suitable for dedicated control operations where speed is important and a number that make it suitable for large operating systems. We will deal with each method in turn but first we will give a brief description of what an interrupt is.

INTERRUPTS

The invention of the interrupt is one of the few new ideas to be introduced to computing hardware since Babage! If a computer is executing a program and an external event requires that it does something else at ONCE then an interrupt is the simplest method of achieving this. Usually a number of connections, interrupt lines, are provided to the computer and the event which requires immediate attention is allowed to pulse one of the lines when it requires that attention. On receiving a pulse on an interrupt line the computer should stop what it is doing, transfer its attention to the action required by the external event, and, at the completion of the action, transfer its attention back to its original task. This is all there is to an interrupt lan interrupt signal for caused a saving of the current machine state; a jump to the interrupt servicing routinel and finally a restoration of the original machine state.

Of course real interrupts have a number of problems to overcome and the programmer should ask the following questions of any interrupt method:

- 1) On receiving an interrupt signal how long before action is taken? Its the current instruction finished first.?
- 2) Now much, if any, of the machine's state is stored during an interrupt?

- 3) Where does the machine Jump to on receipt of an interriet, to a fixed address or a variable one ?
- 4) How wants sources of interriets are there ?
- 5) Now is the source of an interrupt identified ?
- d) What havens if an interiori occurs during an interrust ? On an internet be interested?
- 7) Can intermeds be dissibled 9

6809 INTERRUPTS

The 600% has three interrupt lines: NMT - Non Machable Interrupt, IRO - Interrupt Request and FIRO - Fast Interrupt Request. In addition it has three spitware interrupt commands! SMI, SWI2 and SWI2. A software interrupt is not really an interrupt in the conventional sense of response to an external event but is a very useful version of the same mechanism. A software interrupt is an instruction which causes a swing of the actions status and a map to a fixed location. In some senses it is note like an extended jump to subroutine instruction but with a fixed continuation as in an interrupt. An important feature of interrupts on the 300 is that the interrupt addresses are indirect. That is an interrupt contains its destination address from a fixed pair of bytes rather than record to a fixed location.

There are also a number of instructions concerned with interrupts and interrupt processing. These are RTL STNC and CNAIT.

NON MASKABLE INTERRUPT (KNI)

On receipt of a pulse on the MMI line the processor sets the E bit in the CC register and then stacks the entire register set in the usual order and jumps to the location whose address is contained in *FFFD -*FFFC. The only changes that are made to the machine state following the stacking are the setting of the 1. F and E bits in the CC register. This startupe cannot be masked (disabled) and therefore is always bendured by the precessor. Also it has the highest priority and will always be dealt with first. Following a RESET on MMI will be agnored until the first beating of the system stack pointer S.

FAST INTERRUPT REQUEST (PIRO)

FIRO has a lower priority than MMI but a higher priority than other interrupts. A low level on the FIRO input line causes the E bit to be deared, then the PC and CC registers to be stacked and a jump to the location whose address is stored in SFFFE-FFF7. The FIRO is fast in the sense that it only stacks the PC and CC registers. Bits I and F are the may CC register bits set. Note that the P bit disables any further FIRO interrupts unless it is explicitly cleared by the interrupt service routine.

INTERRUPT REQUEST (IRO)

A low input on the IRO line causes the processor to set the E bit in the CC register and to stack the entire set of registers on the system stack and a jump to the location whose address is stored at sIFFR-SIFFP. The IRO sequence can be disabled by setting the I bit in the CC register. It also has a lower priority than FIRO and MMI. IRO sets the I and E bits in the CC register. Notice that FIRO is not disabled following an IRO service. If it is desired to mask PURO then the F bit should be set by an ORCC instruction. Since IRO stacks the entire machine state its response is slower than FIRO.

SOFTWARE INTERRUPTS

Three software interrupts SWI, SWI2 and SWID are provided in the 6809. Their order of priority is SWI, SWI2, SWI3 and their main difference is that SWI disables further interrupts via IRO and FINO. When any SWI instruction is encountered the entire set of registers is stacked. The E but is set before the CC register is stacked. The addresses that are used by the SWI instructions are given in table one. Software interrupts are not usually of use in normal programming but help no end with system design, making single step hardware debugging, trace and memory mapping easy.

INTERRUPT RELATED INSTRUCTIONS

RTI This is the usual way of terminating an interrupt routine. An RTI removes from the system stack unatever was placed there by the last interrupt. As the first byte pulled from the stack is always the condition code register, the E bit can be tested to see if any other registers have to be pulled before the PC register. Apart from its regular use the RTI instruction is often used as a way of purposing to a program with the machine state set to a particular condition.

SYNC The sync instruction is a very special and new instruction to the 60XX family. When a SYNC instruction is executed processing halts and the processor waits for an interrupt. When any interrupt occurs processing continues. If the interrupt was enabled and if it lasted for more than three machine cycles then the normal interrupt sequence occurs. If the interrupt was not enabled or lasted for less than three machine cycles then the processor goes on to execute the next instruction as if nothing had happened. This remarkable instruction is obviously of great value in syncronising processor operation to the outside world but with the option of taking some energency action if need be.

CNAIT This instruction has been dealt with in chapter two in connection with the CC register, but it is worth pointing out its importance. A CMAIT causes the condition code register to be anded with the following immediate byte and then stacks the entire machine state and waits for a non-masked interrupt to occar. It is important to note that this can save valuable time in the servicing of an interrupt but cannot increase the number of interrupts per second that can be handled. Bideed because the FIRO interrupt can be forced to stack and unstack the entire machine state, it can reduce the number of interrupts per second that can be handled.

NOTES ON INTERRUPT HARDWARE

Although this book is not should 6809 hardware a few details of now interrupts unteract with the hardware will help the software expert appreciate the types of action that are possible.

The 6809 has two signal lines that are relevant to interrupt operation the BA (Bus Available) line and the BS (Bus State) line. The state of these two lines reflects the state of the processor as given below:

BA:	15	Processor State
1	9	Horacl (ronning)
1	1	IACK (interrupt acknowledge)
1	1	HMLT (not running)
1	1	SINC ISINC acknowledge?

It is not difficult to see that an interrupting device could examine the state of the BA and BS lines to discover if its interrupt request had been accepted. This opens the possibility of the device taking control of the data has At this point and supplying the address to be used as the interrupt jump address. (Notice that this is possible not only because of the IACK signal but because the 6800 interrupts are VECTORED, that is the processor some not jump to a fixed location but obtains its jump address from a fixed location.) This freen the programmer from the task of finding the source of the interrupt and speeds interrupt servicing time. This technique is known as vectored interrupts. The other point worth noticing is the fact that the processor is in a STNC state can be detected by external equipment, effectively saying that the processor is waiting for something to happen. This indication is not given however for a CHAIT instruction.)

GENERAL CONSIDERATIONS ON INTERRUPT PROGRAMMING

Writing programs that handle interrupts is one of the most tricky areas of programming. Hardware experts often think of a system based on interrupts before anything else because from a hardware point of view it forms an easy solution. Two facts should be borne in mind by anyone considering using interrupts for any reason. First, the time spent in saving machine states and jumping about may be longer than the time spent in processing the result of an interrupt. Second, interaction effects are often difficult to predict in systems capable of multiple interrupt nources; these effects are usually due to inadequate software design but this should not be suprising for to design good interrupt handlers

requires a fair degree of hardware knowledge. The point is that it is often better to construct a program that polls devices in a fixed sequence than allow the demand servicing of interrupts.

The warnings having been given, it must be admitted that there are things that simply cannot be done without interrupts and the 6809 has a wide range of interrupt options that suit most problems. It is clear that the NMI interrupt should be used for real emergencies e.g. power failure, and the FIRO interrupt should be used for fast servicing of devices. The IRO interrupt is a general purpose interrupt for slow to medium external devices - it is easier on the programmer than FIRO but a lot more sluggish. The CMAI instruction should be used if the processor can't find anything else to do between interrupts or if a fast response to an IRO/NMI is required. It doesn't really improve an FIRO because of the extra time spent in unstacking. The possibilities of the STNC instruction have to be explored by inventive systems designers but its dual function of "wait" or "do interrupt" should be kept in mind.

Table One

Interrupt	Location of pure address	timings
IMI	WITA, WITE	29
SMIZ	SFFF4, SFFF5	28
5N13	METEZ, METEZ	20
IRO	MITTEL MITTY	29
THE	WFFC.WFFD	26
FIRD	NTT6,NTT7	11

PROGRAMMING STYLE

The 6809 is probably the first popular microprocessor that warrants a consideration of programming style. For other microprocessors a programming guide would consist of a list of tricks (both dirty and clean), but the 6809 has a sufficiently "interesting" architecture for a more advanced guide to be useful. That is not to say that the 6809 does not have as many clever tricks as any other micro but I hope that at the end of this chapter the reader will see why they are no part of "good" programming style.

EFFICIENCY OR ELEGANCE

In most cases a program can either be efficient (fast, small) or elegant leasy to understand, easy to modify, easy to correct). The reason for this is that, given a program that is elegant, it is usually possible to sityoduce some programming trick or method that speeds the program up or makes it smaller. However the use of such tricks often makes a program "messy" and much more difficult to understand. In the early days of computing, programming was mainly about writing efficent programs. Later, as computer time became cheaper and programmer time more expensive the emphasis moved to how quickly a reliable program could be written. This pattern was repeated in the early days of microcomputing. Not so much because of the cost of microcomputer time, but because the early macros were very slow and were being used mostly for real time control applications. It is still true that for some applications quick tricks are required to enable a processor such as the 6809 to keep up with the real world. However, there is also a tendency to use this as an excuse for sloopy programming. For most applications speed is not the most important element of implementation and a "good" progam is the most elegant. A slogan that all programmers should take to heart is "speed is a hardware problem - programming is about quality".

STRUCTURE

The question of elegant programming is traditionally dealt with by demanding that a design method is employed. The best known and most used design method is Top Down Structured Programming (TDSP) which is explained in many software textbooks. It is usually assumed that assembly language programming doesn't require a design method and if it did it wouldn't be TDSP which is most concerned with high level languages such as Pascal. These simply isn't true. The design processes involved in TDSP can and should be applied in any language. However there are special considerations to be kept in mind when using a low level language, that relate to the architecture of the particular machine being used. These special considerations will be the subject of the rest of this chapter.

ELEGANT PROGRAMMING

Elegant programming at the assembly language level is especially about how the machine's architecture can be used to simplify program construction. Apart from this rather general consideration we may also ask that a program at the assembly level is position independent, modular or re-entrant. We will deal with those specific requirements first.

POSITION INDEPENDENCE

Position Independent Code (PIC) has already been discussed in chapter three. A position independent program can be loaded into any area of memory and will run correctly without any modification. This is an important property if the program has to be made available on a range of hardware where the user memory is likely to be in different places. It also makes the distribution of software in EPROM or ROM easier. Instead of distributing a program EPROM/ROM for every starting address possible, one is enough if it contains FIC. Another advantage of FIC becomes evident when a library of programs or subroutines is being established for, if each program required a particular area of memory to function, it's very clear that things become very complicated.

To repeat the information from chapter three about producing position independent code 5-

any address that moves when the program moves should be addressed using relative or PC relative addressing (immediate addressing is a special case of relative).

any address that doesn't move with the program such as an I/O portion be addressed by any other method EXCEPT relative or PC relative.

MODULAR PROGRAMMING

Modular programming is really a part of the TDSP method but requires some extra thought at the assembly language level. A program is modular if it can be split up into a number of other programs (modules), each one carrying out a particular job and interacting with the others only at its start and end. Modules are usually subroutines but the reverse need not be true. The advantages of modular programming are obvious - a number of programmers can each produce modules to construct a larger program. program errors can be isolated to individual modules, subroutine/module libraries can be set up. The problem with modules at the assembly language level is defining conventions to be used for linking modules together. Obviously a JSR/BSR should be used to enter a module and an RTS for leaving it but what about passing inputs and results to and from the module? Also, what registers can the module use without destroying information belonging to the calling program? One possible linkage convention is to push all of the registers used by the module onto the system stack as the first operation of a module and pull the same set of registers plus the PC register (doing the return automatically) as the last instruction. This has the advantage of freeing any or all of the registers

for use by the module. This doesn't solve the problem of passing parameters between modules to which there are a number of solutions.

- I) pass parameters in defined registers this has the disadvantages of requiring each module to specify which registers it will use for what and restricting the size and number of parameters to whatever registers are available.
- 2) pass the parameter's ADDRESS in a register this has the advantage of not restricting the size of the parameter to the size of the register but does not solve the problem of the number of parameters.
- 3) The parameters can be sent and returned to an area of storage following the subroutine call. This is referred to an in line parameter passing. For example:

BER MOBULE BRA RTMI FOR SIZE

FOC /this is a string parameter/

in many mitra parameters as necessary

RTML EDG # Return point usering round persenters after module has finished.

4) Parameters, or their addresses, can be passed on the stack. This has the advantage that any number of parameters can be passed and returned. This only thing to be remembered is that the stack must be cleaned up at some point after the module is Finished.

There are probably many variations on the theme of parameter passing and programmers are likely to have their own personal favourite on the prounds of efficiency or ease of use.

The question of whether to pass parameters or the addresses of parameters is a difficult one and has been a topic of discussion ever since computers were programmed. It is worth noting that the on the 6809 passing parameters by address is fairly easy. For example:

FDRC X.Y = X and T sound to the start of lists say JSR CDMFDRC = company is a routine which companys two lists

rest of wain program

COMPAGE LDA [2,5] x load A with first item in string LDB [4,5] x load B with first item in second string rest of subroutine

and apart from remembering to clean up the stack that's all there is to it. The use of one level of indirection is all that's necessary to get a parameter from its address on the stack!

HE-ENTRANT CODE

Re-entrancy is a fairly advanced concept and was once only discussed by system programmers. However with the e809 it becomes useful not only for system applications but for real time control as well. A module is re-entrant if it can be stopped, by an interrupt say, used by another calling program and restarted, by a return from interrupt say, without any special procautions any number of times. Re-entrancy is useful in a timeshare operating system for example. If a BASIC interpreter is fully re-entrant then any number of users can use one copy of the program - a great saving in memory! A more ordinary example of the usefulness of re-entrancy is in a real time control system where a number of channels need roughly the same sort of attention but at different times and priority levels. If a channel of a lower priority is interrupted by one of a higher priority then if the processing program is re-entrant it can simply be called again and the processing of the lower priority channel will continue from where it left off following the RTI instruction.

It is very easy to produce re-entrant code for the 6809. When a program is interrupted (except by a FIRO) all of the registers are stacked land hence saved) so if a program uses only the registers for data storage it may be called again without changing the old state of the program, now stored on the stack. However if it does use areas of memory for data storage then we have to find a way of using such areas in a re-entrant fashion. (See next section.)

Re-entrancy is closely related to recursion - the ability of a program to call itself. Recursion is also something that is usually considered to be alien to assembly language programming, it is usually discussed in high level language menuals and handbooks. However if an assembly language program is re-entrant then there is no reason why it should not call itself - so suspending operation of its current form and restarting itself with a new set of parameters.

Some programmers consider recursion an unnecessarily complex way of writing a simple program and their advice is to avoid it at all costs. This does not mean that re-entrancy is similarly damned:

LOCAL, GLOBAL AND TEMPORARY STORAGE

In the previous sections we have discussed various proporties that we might like a program to have. It may not be obvious from our discussion that an important factor in achieving these objectives is the method used to store data. In the writing of a monular program, for example, the non-interaction of the modules demands that each one has its own areas for storing data. In re-entrancy it is clear that each time the program is called it must create a brand new data area that is protected if the program is stopped and recalled. In PIC we must distinguish and treat differently data areas that move with the program and those that don't.

Because of this, it is worth examining ways of creating and using data week.

A location that moves with a program is in some sense "inside" the program. Such locations are often referred to as LOCAL storage, Local storage may be simply an area within the program set aside for storing data. As long as this area is referred to by PC relative addressing it is position independent. It is also modular as long as no other program references it, but it is not re-entrant. A recall of the program would overwrite any information in the local storage.

The term local storage can be extended to include any storage that a program module has total control over, i.e that has been created by it and that it is the sole user of. This reinforces the idea that local storage "belongs" to a program module, rather than just being inside it. A method of gaining this more general form of local storage in a position independent way is to use one of the stacks. For example if we want three bytes of local storage - SIZE, COUNT and LOC - then the following code is position independent:

```
LENG -3.5 X reserve 1 bytes on the system stack
SIXE EQU 9 X define SIXE as 8.5
COUNT EQU 1 X define COUNT on 1.5
LOC EQU 2 X define LOC as 2.5
STA COUNT.S X for example store A into COUNT
CLR SIZE.S X or clear SIZE
```

rest of program

The position independence of this local storage comes from the stack pointer being unaffected by the program moving. Notice that the stack must not be used with negative offsets for local storage because an interrupt would overwrite the same area! Also the system stack most not he used during the program and any information pushed onto the stack before the local storage was allocated cannot be recovered by PULLs. Apart from these problems this method of local storage is obviously modular and re-entrant. If the propam is interrupted and restarted then a new area of stack is allocated and the old area is restored intact after an RTI. The objection that this method of local storage paralyses the system stack can easily be overcome by using the user stack pointer. Not in the obvious way of simply using the user stack instead of the system stack, because the user stack does not automatically allocate new storage following an interrupt, it is in fact completely unaffected. Rather, the user stack pointer can be used to mark the position of the local storage on the sytem stack.

For example:

LEAS -3.5 × reserve ctorum

TEXE - EGO 1

COUNT EEU 2

100 EBU 3

THE G.U E mark temps resition on stack

STA CIRMITAU & store A sh count for example

PSHS E - I system stock may be used without eltering Locals

rest of Program

This form of local storage is obviously position independent and re-entrant. The X or Y registers could be used in place of the U pointer if desired but this is a fairly typical use of U.

Using the stack for local storage is reminiscent of parameter passing in modular programming and indeed we can ask if parameters can be passed in a re-entrant way. The answer is that if parameters, or preferably their addresses, are passed on the stack, the subroutine can be interrupted, recalled and then restarted, i.e. they are re-entrant.

Sometimes local storage is only needed for a short time during a program. This is usually referred to an temporary storage. Again the stack is our most useful method of managing temporary storage. If it is required to store the value of any of the registers for a while then simply push them onto the system stack. The only things to watch out for are that the system stack is free to grow - i.e. it's not being used as a marker for local storage and that the temporary items are removed from the stack at the end. This method of temporary storage is obviously position independent and re-antrant.

The only sorts of location that we have not dealt with are the onesthat do not move with a program. These are obviously outside the program. in some sense and are often called GLOBAL locations. It may seem at first sight as if there are two sorts of global locations, those that are absolutely fixed by some hardware definition such as an I/O port, and those that are fixed relative to some OTHER program, say an operating system. In fact this is an unnecessary distinction because we can imagine a hierarchy of programs calling lower programs. At each level a storage location is either LOCAL to that level, i.e. created and owned by that level, or owned by a higher level and is GLOBAL. For example, in a user program some variables are obviously LOCAL! others belong to a higher level, the operating system or the machine hardware, and are GLOBAL. Moving up one level to the operating system any variables that were LOCAL to the lower levels are macrossible, some variables are again obviously LOCAL and other variables belong to a higher level, the machine hardware, and are again GLOBAL. If we adopt this view, then machine defined constants are simply GLOBAL locations defined at the highest possible level

Methods of allocating global storage can obviously be considered from the point of view of local allocation if we move up the hierarchy to a level where the storage is local. We can therefore ask global storage to be position independent and re-entrant at its appropriate level but what about the way in which it interacts with the program levels in which it is slobal?

The first important requirement is that global locations should be accessible in the same way at all the lower levels. This is different from saming parameters to subroutines where only the subroutine is given the values of the parameters, any lower levels must have the values passed in down to them. From this point of view passing parameters is simply allowing a program to initialise the values of the local storage of a program lower in the hierarchy.

There are several ways of defining global locations. First we can use the fact that the highest program in the hierarry never actually moves. We can define a number of global locations at the machine for absolute level and use these to hold the locations of the globals currently sequired. If the locations are the start addresses of other programs this is referred to as an indirect jump table, otherwise it is known as an indirect data table. For example, it is common for operating systems to define a set of memory locations containing the addresses of their major subroutines freed a characteri print a line etc. This technique is ready made for the 6809 with its one level of indirection and has the added advantage that if the location of one of the globals changes then programs lower in the hierarchy are unaffected as long as the jump vector is altered. In fact the advantages are so great that JUNP TABLES AND INDIRECT DATA TABLES SHOULD BE USED WHEREVER POSSIBLE.

A second method of defining global locations is to reserve local storage on the user stack. Programs lower in the hierarchy can access the global locations as long as the user stack pointer is not moved. This is a very restricting way of using the U register.

EFFICIENCY

This section on efficiency is shorter than the section on elegance because optimising a program for size or speed is a very specialised topic and depends very much on the type of program being optimised. As for elegance and efficiency, there is usually a trade off between speed and size. If a program needs to be optimised then the following strategies should be considered:

- 1) For an increase in speed and saving in memory try to use the direct page register for addressing as often as possible.
- 2) For an increase in speed fry to use the registers as much as possible without swapping to and from memory.
- 3) For a saving in memory convert similar pieces of code to one subroutine.

- 4) For an increase in speed try to "unwind" the program where possible. Unwinding means changing sobroutine calls to copies of the subroutine placed in the program where it is called and writing out loops explicitly i.e. if something his to be done five times then write it our five times.
- 5) For speed optimisation only, examine the parts of a program executed repeatedly. Examine loops in order of use and number of repeats. Never examine single instructions unless critical in some timing operation. Try to remove as much code as possible from inside loops, such as parts of arithmetic expressions that do not depend on the loop index.
- 6) For an increase in speed avoid the repeated use of expensive addressing modes such as indirection, e.g. instead of i

LOS 84 LOS ROR LTOPS DECE SWE LOSP

Dep I

LEAK (TOP)
LOG #4
LOGF ROR 6.X
DETB
EME LOGF

which saves a total of 11 cycles.

In general it is often quicker to use LEA to compute an address oncebefore using it repeatedly in a loop.

7) If all else fails, try to find another algorithm to do the same thing. For example, to save space evaluate a function such as sinix) by a formula but to increase speed use a look up table of values.

The 6809 is such a versatile micro that a whole book could be devoted to programming tricks and every programmer will develop his own special favourities. The comments made earlier in the chapter should be kept in mind however, and tricks should be avoided unless necessary and then should be well documented as part of the program. If speed or space optimisation is a crucial problem when using the 6809 always remember that a double speed version is available and going from single to double speed is likely to show a bigger improvement than any software change could make.

SPECIAL DATA TYPES - ONE- AND TWO-DIMENSIONAL ARRAYS

The 680% has many features that make it especially easy to handle more advanced data types, such as tables etc. One data type that is so important that it deserves a mention is the array. The one- and two-domensional array is usually thought of as the province of high level languages but the 6809's multiply instruction makes array access easy. We will assume that the reader is familiar with the concept of an array and go directly to the details of implementation.

Arrays are often dealt with by the use of a storage mapping function, a storage mapping function relates the value of the current indexis) to the area of memory allocated to the corresponding array element. For example, a one-dimensional array of N elements each of M bytes in length, the first corresponding to an index of 0 the modification for 1 is easy), may be implemented by 1

address of start = start address of array + IRM of ith element

A two-dimensional array of N1 by N2 elements each M bytes in length, the first corresponding to indices of 0.0, may be implemented by :

Samples of start - start address of array + 188 + (Miri)*; of i,jth element

The translation of these two storage mapping functions into a 6009 program is easy. In the one-dimensional case :

LIM STATE # Supermember of bytes per element.
LDM EVE # EVE- index of required element.
Mil. # form INM in D register

ACCO START # add to start address of error to give the # the required address in the D register

In the two dimensional case !

LISC STATE

LDA EYE # EYE = first index of required element.

MR. # form iRh in D register

PSHS A.B # save D register

LDB H11 # H11 = H1+1

LDA JAV # JAY = second index of required element

MR. # form (H1+1)#j in D register

#2000 _S++ # add | IRH to (H1+1)#j, result in D and restore stack

x SINE + support of buten per element.

ADDD START X add to whart address of array to give the A required address in the D register

Ototel EYE and JAY must be less than 256.)

CHAPTER SEVEN CONVERTING 6800 PROGRAMS

Although the 6609 has a similar architecture to the 6800 it is not noward compatible in the sense explained in chapter one. Most of the 6809's operation codes are different from the 6800's so it is not possible to take a 6800 machine code program and run it on the 6809. It is however easy to convert a 6800 assembly language (source code) program to a 6809 assembly language program and then assemble it to a 6809 machine code program. The trouble is that very often users only have access to the machine code form of the program. In this case either the program must be disassembled on a 6800 system and then converted to the 6809, or the originator of the program must be contacted. Host software suppliers are willing to replace a 6800 program with a current 6809 various for a small update charge—some will ask you to buy the program again!

SIMULATED 6800 INSTRUCTIONS

One of the first problems in converting \$800 programs for the 6809 in the absence of certain standard 6800 instructions. For example the 6809 has no ABA (add B register to the A register) instruction. This shortage of instructions is easy to solve by using other 6809 instructions to the same effect. A number of 6809 Assemblers extomatically translate any 6800 instructions encountered in a program to 6809 equivalents. For general interest and for assemblers with only 6809 instructions the standard equivalents are:

- Carl T. L		
sees Instruction	4809 Engyaler	it.
AGA	P945 B	
	ADDA ,S+	
CEW	196.9	
	DVH VS4	
O.C	THE DOWN	
D.I	AVDCC HIEF	
CV	MOCT MED	
01	DPX	OMotelsets all condition codes
005	LEWS -1.5	nos later)
DEX	LEAX -1, X	
DS	LEAS 1.S	
Dox	LEAK 1.X	
LOW	134	
1048	LOB	
GRAA	ONA	
OWE	0/8	
PSIM	PSE A	
F98	P945 B	

PILA PILB SEA	PLS A PLS E PSG B SUEA .SP
SEC SEI SEN SIMA SIMA SIMA	DEC 4481. DEC 4482 DEC 4482 STA STB TER 8.8 151 4
19 ⁶ 194	TFR A.CC TFR 8.A TST A
194 15X TXS WAL	IFR CC, A IFR S, E IFE X, S DWI MAFF

The \$809 equivalents are mostly simple substitutions. The only ones likely to cause any trouble are the composite ones that make use of the system stack - be careful that there is except stack - and the CPX instruction. On the \$800 the CPX instruction was not a true sixteen bit operation and only set the I bit in the condition code register correctly. Thus one implied check to see if the X register was the same as some value but not smaller/greater than it. On the \$800 the equivalent CMPX sets all of the condition code bits correctly. It is difficult to thank of a correct \$800 program where this would make any difference but it is worth bearing in mind during debugging. The TXS and TBX pair are also difficult to translate exactly but the reason for this is better dealt with in the next section.

THE SYSTEM STACK

The differences between the operation of the 500°s system stack and the 6000's stack are the most troublesome in converting programs. The 6009 stack pointer 5 points at the LAST item placed on the stack instead of the location below the last item (i.e. the next free location) as in the 6000. The consequences of this difference are:

- I) The stack pointer can be initialised one location higher on the 6809.
- 2) Any 6800 program that does all its stack manipulation through the X register i.e. LDX *TEMP. TXS instead of LDS *TEMP! will have a correct stack translation when assembled for the 690%. The reason for this is that the 6800% TXS instruction automatically decremented the contents of the X register. (True if X points at TEMP a LDAA 0.X will load & from TEMP and following a TXS a PULA also loads TEMP into A.) Similarly a TSX instruction automatically loads the X register with one plus the contents of the Stack pointer leaving the X register pointing at the first item on the stack. The 6800 equivalents of TSX and TXS given above

do NOT add or subtract one to the value of X or S and thus give the same results as the 6900 case. That is, transfers between the S and X registers always result in the destination register pointing to the same location as the source register.

The first problem is slight compared to the second. Unfortunately most medium to large 6900 programs do not do all their stack manipulation via TXS and TSX. The reason for this is simple. One of the problems with the 6900 is the lack of a second index register and many programmers tended to use the stack pointer as an occasional second index register. The X register was therefore often occupied by the time the stack pointer was brought into use and an immediate load of 5 seemed the best way to bring it into action. For example a typical untidy use of the 6800's stack pointer is to compare two strings of characters:

LESC METRICS WETREI-start of first string STE CLES Minum current stack pointer in SMSP 100 MSTR52-1 #STREE=start of second string 1566 E.X Blood A with churacter from string I DAY. Engue to next character in string 1 OF WEN Blast character 7 GKG END Abranch to essal exit PUL B Mond II with character from string 2 CEA Accessive two characters ENE HEIL shranch to not exact exit END LDS SWSP rest of program HETE LOS TARP rest of program

Notice that this program cannot be interrupted because the saved registers would overwrite the second string! Also notice that the stack pointer is loaded with #STRG2-1 so that the first PUL B gives the first character of string 2 and that the stack pointer moves its way along without any INS or DES instruction.

To translate this program to the 6809 all that is necessary is to load the stack pointer with #STEG2 rather than #STEG2-1. Athough this seems simple enough real programs can become rather more confusing. Instead of loading S with #STEG2-1 a 6600 programmer might have loaded it with #STEG2 and then carried out a DEB to correct the stack pointer. The DES instruction could be placed well away from the first loading of the stack pointer and cause the programmer carrying out the translation some time to work out if the DES should be deleted or not. The only way to translate a general stack using program is to follow the logic through and adjust the stack pointer when necessary.

My personal preference is to replace any section of a program that uses the stack pointer as an additional index register by an equivalent section of code using the 6809's Y register.

The stack causes trouble in two other areas - stacking order and

stacking length. The 6809 stacks five more bytes for each NMILIES; or SMI than the 6800 and this must be allowed for in the memory allocated to the system stack. A more difficult problem is the difference between the 6800 and the 6800% stacking order. The 6800% stacking order can be seen at the end of chapter four. The most separatant points are:

- 1) the stacking order of the A and E register is reversed this allows A to stack as the west significent between the D resister.
- time stacking order invalidates any program that accessed the Y or PC on the stack

The changes that are necessary to make any such programs work are

If X points to the first item on the stack then use any of

1,X change to 2,X 2,X change to 1,X 3,X change to 1,X 4,X change to 11,X.

CONDITION CODES AND BRANCHES

There are a number of differences between the £800 and £809's use of the condition code register.

The first difference is that the 6800 uses the top two bits 657,661 of the condition code register whereas the 6800 ignores them. The only place that this can cause problems is if TPA or TAP instructions are used to manipulate the condition codes via the A register. The solution to this problem is to simply ensure that the top two bits of the A register are set to the required values before the TAP instruction and ensure that the top two bits are not used in the result of a TST or CMP instruction after the TPA.

A more difficult set of problems arises from the different ways some 6809 instructions affect the condition codes.

- the 6887 TST Instruction does not affect the C flag whereas the 6888 clears it.
- 2) All of the 6889 right dufts (ASR,LSR,RSR) do not affect the V first whereas the 6889 sats it west to the exclusive OR of bits seem and Jarb.
- 3)The ABRY H flam is not defined as having any particular state after subtract-like operations (DMP.HED.SEC.938) the SBEE clears the H flag under these conditions.
- The sidd CMPX instruction sets all flows correctly whereas the 6800 only sets the 2 flow correctly.

These differences should not cause any trouble in translation of correct 6000 programs. Any correct 6000 program would not use the state of the C bit following a TST instruction because a carry cannot result from subtracting zero, or use the state of the V flag following a shift right because an overflow condition cannot exist after a shift right drivision by 2h or use the state of the B flag following a subtract-like instruction because a half carry flag is only used for BCD addition IBCD subtraction is done by adding nine's complement numbers).

The 6000's actions on the condition code bits are either due to an extension of what happens on related instructions or a rigid application of the Flag's meaning. For example, an overflow condition can occur on a shift left instruction thus corresponds to multiplication by twol and thus can be detected by the exclusive OR of the N and C Flags after the shift has occurred. This approach carries over to shift rights even though it is difficult to give meaning to it. In the case of the TST instruction, if no carry can be generated by subtracting zero then the carry must be zero and the C flag should be reset. The 6000's approach to flags is best numbed up by. "If it doesn't convey any information leave it alone",

The only problem is that 8000 programmers do not always produce correct 6000 code. However, even incurred code sometimes works. This can happen for two reasons, either the misundarstanding does not matter or the incorrect code is being used in some very clever way. An example of the first reason may be found in the TINY ASSEMBLER 8800 by I Edimerichs, published by Byte, 1977) where we find the following code!

rest of program.

TST ERBROW SHE CHO

rest of program

On the 6800, the BHI instruction following a TST has the same effect as a BNE instruction (C is always zero) which is what the programme intended. However on the 6809 the setting of the C flag depends on the last instruction that affected if and the operation of the BHI is erratic Examples such as this can be found throughout the TINY ASSIMBLES 6800 code involving BHI used as BNE and BLS as BEO. The remody for this sort of problem is simple, either follow each TST instruction by a ANDCC #SFE or change each branch to its appropriate correct form.

I have not come across any careless or intentional misuses of the other condition code anomalies, but they should be borne in mond if an otherwise correct program behaves erratically after conversion.

PURE AND IMPURE PROGRAMS

An impure program is one which modifies itself in the course of running. Although impure programs are always to be discouraged, the 5800's shortcomings often forced clever programmers to use self-modifying techniques to gain speed or save memory. One of the most

common forms of impure code involved the run time modification of the constant offset byte in an indexed instruction. For example suppose A contains the desired offset then:

STAA INCE INCE ERU #41 LINE 6-1

would cause B to be loaded from the location given by the contents of X plus the contents of A. Notice that the label INCR is set to equal the current program position * plus one, that is the second byte of the LDAB 6.X instruction and hence the instruction changes each time the program is carried out. On the 5807 the name effect can be obtained by LDAB A.X and there is no need for impure code. The 5800 code as given above will not work on the 6807 because the second byte of the LDB 0.X instruction contains other information than the value of the constant offset indeed to on offset is treated as a special case, see chapter three. A direct translation would have to force the index mode to go to the eight bit constant offset mode and remember that three bytes are then used, the third entirely for the offset value. Hence a correct translation would be 1

STA DICK DICK EQU ##2 LDB #FF,X

Many other similar examples can be found in commercial code.

The main trouble with the conversion of impure programs is detecting that they are impure in the first place. The sure sign that a program is self-modifying in the presence of a label that is attached to the modile of an instruction but, apart from that it's simply a question of checking that no part of a program stores data in or modifies (for example, increments) any other part of the program.

TIME

Many applications of the 6000 use the time which an instruction takes to complete as a method of delaying a known amount of time. For example a typical delay loop might be!

LIME 4100 DELAY DEC 8 SHE DELAY

Obviously on the 6909 the delay produced would be different. The answer in this case is simply to work out how long the 6800 code took to execute in total and how long a single loop would take on the 6809 and then adjust the value loaded into S to give as near to the same time as possible. It is difficult to give any general advice on the question of translation of system timing, except to say that such timing loops are not good system design practice and should be replaced by the use of system clocks, SYNC instructions etc. wherever possible.

LENGTH OF CODE

A direct conversion of a 6900 program usually produces a 6809 program that takes up more space. The reason for this is that some 6900 instructions have to be coded as two 6809 instructions; also the often used "LD- constant,X" can take one extra byte and instructions such as INX now take the two byte form LEAX 1,X. In general a completely rewritten 6809 program doing the same task would take less or, at the worst, the same memory space. The reason for this is that the more powerful 6809 instructions/addressing modes can be used in place of a set of simpler 6800 instructions. For example LEAX 1,X would usually be absorbed into an LD- ,X* instruction.

This change in code length can produce four sorts of problem!

- 1) lack of total memory space
- 2) overlapping of program and data areas
- 3) the destination of relative branches can be made greater than also or minus 126 butes.
- 4) fixed size relative branches can be invalidated

Problem one can be solved by either optimising the code or acquiring more memory space.

Problem two is slightly more difficult. If a data area is defined to start at a fixed location (usually by an ORG - origin statement) it is possible for a program area to grow sufficiently to overlap. The solution is to move either the data area or a section of the program code to somewhere safe. The most important point is to check for ORG statements embedded in the program and see if they are still valid.

The third problem is trivial. The solution is to simply replace every branch causing an error by a long relative branch. Remember however, that this increases the length of the program and branches that did not cause problems before may cause errors at the next assembly.

The fourth and last problem is difficult in that it can be hard to spot. A fixed length relative branch is one that is not automatically computed by the assembler. For example:

ENE **3 LOS SEF,X

(where * means the current point in the program). This will cause a branch to the NOP instruction. When converted to 8809 code the +3 offset is too small because LDX \$FF,X takes an extra byte. The solution in this case is to change the 3 to a 4 or label the NOP instruction and branch to the label.

The trouble with fixed length relative addressing is that it often goes unnoticed in the middle of an otherwise trouble-free program. So check for any arithmetic expressions in the address field of ANY instruction.

There are a wide range of computer systems based on the 6809, from small industrial units for process control to large timeshare systems. Until recently the 6809 has been associated with a particular hardware bus standard - the S50 - and a particular operating system - FLEX. However the introduction of popular units by Tandy and Acorn have allowed a wider selection of basic hardware and the introduction of OS9 by Microware, Uniflex by TSC and the availability of full UCSD PASCAL have eigened the range of operating systems. This increased choice is both a blessing and a curse. Previously the 5809 community was more or less committed to the S50 and FLEX. Thus a reasonable degree of standardisation was possible and hardware and software could be exchanged between systems with little difficulty. Before going on to describe the "other" systems we will examine the S50 bus - where it all started.

THE SEO BUS

The first popular microcomputers were bus oriented devices. That is, they used a standard set of plug in cards to allow the user to select the required performance. This approach is less common these days because of the requction in hardware costs. It is now easier to supply as much hardware as possible - even if it is not required - on one printed circuit board. This is often referred to as the one board approach. The most successful bus standard was the \$100. It was used mainly with the 8080 and \$20 processors and is an obvious standard by which to judge any other bus. A brief comparative history of the \$100 and \$50 bus can be seen in Table One.

The basic structure of the 850 bus can be seen in Table Two. Mearly all of the bus lines are derived from the 6800 MPU's connections. Sixteen address lines provide the same amount of addressing as the 5100. Eight bi-directional data lines contrast with the 5100's sixteen uni-directional data lines. Most of the other lines are fairly straightforward and self-explanatory. Anyone familiar with the 5100 will be surprised at the relatively few control lines used. That they are enough, is something that can only be proved by experience.

The greatest difference between the SSO and the StOO is, in fact, not part of the main bus definition at all. The SSO bus has an auxiliary I/O bus consisting of 30 pins. I Not strictly a bus at all because not all the pins are paralleled.) This is sometimes referred to as the SSO bus and its specifications can be seen in Table Three. The most unusual feature of the SSO bus is the presence of pin 1 an I/O select pin. The SSO bus is so organised that every SSO bus slot occupies a certain number of address locations (usually four, but see the definition of the SSOC later) and when an address in the slot's range is output on the main bus the I/O select pin goes low. This means that any I/O card plugged into an SSO slot need

only examine pin 1 to discover if it is being addressed or not. Thus I'm cards need very little circuitry for this purpose.

Although not part of the 850 standard, most \$50 computers have eight \$30 I/O ports, usually at the rear of the main chassis. As the \$50 bigs is organised around the \$800 MPU the \$30 I/O bus is organised around the \$800's paripheral chips - the \$820 PIA, and the \$850 ACIA. Thus R90 at R51 are used as register select lines to determine which control/detaregister of a \$820 is being addressed. Having only two register selects means that each \$30 slot can only access four I/O registers. Thus, more advanced peripheral chips, such as the MOSTEK \$522 VIA, cannot be used to problem overcome with the advant of the \$500 extended bus, see later. To recap, each \$30 slot has one I/O select pin which goes low when the slot is addressed and occupies four distinct addresses in the main memory space, usually referred to as an I/O port.

EXTENDED ADDRESSING - THE 850C BUS

With the 6907 came the need to increase the addressing range of the 650 bus. Also some extra control lines used by the 6909 are not included in the 650 bus definition. These problems have been overcome by the 6500 bus definition, the main features of which can be seen in Table Four. The new 5300 bus definition is given in Table Five. The main improvements are the provision of four extra address lines, giving access to one megabyte of main memory, and two extra register select lines, giving each L/D port sixteen memory locations. These two details make the 5500 bis ready for the sext generation of micros. Comparing the 6500 with the 650 definition indicates that 550/530 devices will work on the 5500/5300 bus with little or no modification. Going the other way is not always so easy but some manufacturers make plug-in cards that can be used on both varsions of the S50.

SOME REAL PRODUCTS

950 BUS

South West Technical Products Corp 219 M. Papsody, San Antonio, TEXAS 78216 (512) 344-0241

SWTPC is the main menufacturer of S50 devices. Their product line includes standard S50 systems of S-56k bytes, multi-user systems of 128k and larger, a "super intelligent" VDU, eight inch double sided/double density disks, and a wide range of interfaces.

Special prints to note: they produce the lowest cost 6809 CPU card and an excellent process control 6809 CPU card with on-board 8k RAM.

Smoke Signal Broadcasting 31336 Via Colinss. Westlake Village, CA 91361 (213) 889-9340

Smoke Signal offer a complete range of systems. Included in their product range are an interesting disk controller, and an advanced CPU card.

Midwest Scientific Instruments 220 W. Cedar, Olathe-Kansas, 66061 (913) 764-3273

MBI offer a complete range of systems including disk drives etc.

GIMIX Inc 1337 West 37th Flace, Chacago, IL 40609 (3121 927-5510

The GIMIX product range includes complete systems from 8k to over 12kk bytes, a superb main chassis-box, mother board and constant voltage power supply, a high resolution (256x/Sb) graphics board, a very powerful and versatile CPU card, disk controllers etc. Special point to note: GIMIX produce some of the highest quality hourds available for the 650 bis. They are very committed to the scientific/process control side of computing.

5100 BUS

Ackerman Digital Systems, Inc., 110 N. York Rd, Suite 200 Elmhurst, Illinois 60126

An \$100 compatible 5809 card is available from Ackerman Digital Systems. This includes a serial port, 2k of RAM, and up to 16k of ROM. It makes a good alternative for anyone with a standard \$100 system already. The main problem of the 6809 on the \$100 bus is the lack of standard software. This can be overcome to some extent if the FLEX operating system can be customised to run with the available disk drives but this would have to be done for every \$100 disk controller before FLEX software could be generally transferred.

NON-STANDARD BUSES

Acorn Computers, 4a Market Hill. Cambridge, ENGLAND CB2 3NJ

ACORN computers are best known for their low cost 6502 based machine the ATON. However they also produce a number of EUROCARD size modules based on the 6800 and the 6809. These are ideal for process control type work and may be mounted in a standard 19° lab rack. The 6809 system can run FLEX so it is fully software compatible with most other 6809 systems. The only drawback of the ACORN product is that it is a non-standard bus and any add-one etc. must (at the moment) be purchased from ACORN.

Motorola (contact through local agent or distributor)

Motorpia has always supplied computer systems based on its own products. These have traditionally been called development systems and have been intended as ways of developing dedicated hardware/software for control applications. Their first range of products were based on the 8800 and given the general name of "Exorciser" boards. These were of a high quality but rather expensive. The bus standard used is similar to the \$50 but not identical and cards are not exchangable. A 6809 CPU is available in this range.

More recently, Motorola has introduced the Exprest 30 for development work using the 6809. Unlike previous Motorola systems the Exprest looks like a computer, with everything in one VDU-like case, It comes complete with a pair of 5" floppy disk drives and a cassette interface. Indeed to use the Exprest no extra hardware is required. (Although extra I/O interfaces etc. can be installed inside the case via a Motorpla defined 86 pin bus.) The Exprest is excellent in terms of hardware quality and design but the same cannot be said for its supplied software. The operating system XDOS is primitive when compared to FLEX and the standard editor/assembler pair are nothing special. Motorola recommend their new basic interpreter/compiler, BASICM for use with the 6809 and it does have some interesting features. It is capable of producing a position independent (and hence ROMable) oseudo code which is a very desirable feature for development work but all in all I would rather see a true compiler for BASIC, BASICM would be even more interesting if a FLEX version were available.

The main problem with all Motorola hardware has always been the relatively high cost (an equivalent 550 based system is approximately half the price) and the relatively poor software available.

Tandy contact through local agent or distributors

One of the most important things to happen to the 6509 was its selection by TANDY for use in its colour computer. Tandy are best known for their range of TRSSO computers - the best willing 200 computers in the world. The switch of Tandy to a new CPU, the 6809, when they have had such success with the 290 says much for the 6009's quality. Some features of the Tandy colour machine are: 4-32k RAM, colour BASIC in ROM, cassette I/D port, six bit D to A converter, four channel six bit A to D converter and a number of colour display modes from 256 x 192 of four colours to a more coarse diplay with eight colours. The colour computer is neatly packaged with a full sized keyboard and rear exit connectors for expansion etc. The Tandy colour machine is aimed at the home market and computer game playing so it is relatively cheap (about \$300) and Tandy expect sales to exceed those of the TRSSO models. Even though game playing is its main market, the colour computer should not be dismissed as a toy. It is powerful and sophisticated and capable of much, As it becomes more popular other manufacturers, including Tandy, should produce add-ons. One firm (PERCOM) have already produced an interface to the S50 bus making available the wide range of S50 peripheral cards usable from the Tandy Colour Computer.

Percom Data Company Inc 211 B Kirby Garland, Texas 75042 (214) 272-3421

Percom manufacture a range of 850 boards, CPU cards and disk controllers:

SOFTWARE

To cover the full range of 6809 software in a book of this size is impossible. All that can be done is to recommend one or two pieces of good software and leave the user to follow up the addresses given.

FLEX

FLEX is, almost without argument, the standard operating system for the 6800 and certainly the best single-user operating system for the 8809. It is simple to use, user-friendly, reliable and technically sophisticated. Some of the software available under FLEX: BASIC (TSC), EXTENDED BASIC (TSC), PASCAL (Lucidata), ASSEMBLER (TSC), EDITOR (TSC), DEBUG - machine simulator (TSC), LAB BASIC - control language, TEXT PROCESSOR (TSC) DIAGNOSTICS (TSC), etc.

UNIFLEX

UniFLEX is TSC's answer to the need for a time share/multi-tasking operating system for the 6809. It is based on UNIX and is therefore powerful. However, it cannot be said to be as easy to use as FLEX. The maximum number of users is 12 and hard disks etc. can be supported. Software available under UniFLEX: BASIC (TSC), EDITOR (TSC), ASSEMBLER (TSC), TEXT PROCESSOR (TSC), PASCAL (TSC) etc.

082

GS9 is a new multi-user/multi-tasking operating system based on UNIX for the 6809. It is, like any UNIX system, more difficult to use than FLEX but has the advantage over UniFLEX in that it is available in a single-user version, making the changeover to larger systems less painful. Software available under GS9 is more restricted than FLEX but includes BASIC09, EDIT, ASSEMBER, DEBUGGER all from Microware.

UCSD PASCAL

UCSD PASCAL comes complete with an operating system of its own. It is unique in being available on all of the current micros. Software available under UCSD includes: BASIC, FORTRAN, EDITOR, PASCAL and a number of assemblers.

SCITWARE SUPPLIERS

For FLEX. UniFLEX atcl

Technical Systems Consultants, Inc. Box 2570, West Lafayette, IN 47906 (317) 463-2502

For D59, atel

Microware, 5835 Grand Avenue, Des Moines, Iowa 50304 (515) 279-8844

For LAB BASICS

International Software, P.O. Box 160, Welwyn Garden City, Herts, England 107073) 26633

For FLEX Pascal!

Licidata Ltd, P.O. Box 128, Cambridge, CBS SEZ, England

For UCEDS

Tailgrass Technologies Corporation, 7623 W. 86th St., P.O. Box 12047, Overland Park, Kansas 66212 (913) 381-5588

INFORMATION

One of the most valuable sources of information on both 6909 hardware and software is 68 Micro Journal!

68 Micro Journal 5900 Cassandra Smith Rd. Hixson, TN 37343 U.S.A

My only comment is - subscribe!

Table One

	\$111	250	SSE NAME (prins 1 to 58)	DESCRIPTION
The second second		and the second second		
Frokeed by	ALTADA	South Hest Tech-	04 04	
		Products (SATF)	92	
Paris and a second	2000			Torona actionalisations
191-CPU	2001	1991	83 84	wight bi-directional
2nd CPU	288	8397		inverted
		District Control	06 06	data lines
Dilver Ofth.	1162	6592/299	57	
		inut posulari	ALS	
	The state of the s	Contraction of the Contraction o		
1/0	Z56 undecoded	8 fully decoded		16 address lines
		4/15 registers each	to	10 -900 ress trues
Account to the second	- Anna Carro		1	
Infrovenerits	THE SIM	2500	M GB	
A1		The second secon	CSD	Ground
Birofactorers.	fally.	Fee Large companies	GE0	PLONE
THE PERSON NAMED IN COLUMN 1			1 100	
Hein OS	Dr/H	R.Et	101	
DESCRIPTION OF THE PARTY OF THE			+80	
Software	Wide 190ge	nos wich	-140	
		applications softwere	+169	
				Accessed toward and
			not used HEST	Location (index) pin Nanual Reset
			THE THE	Non Maskable Interrupt
			1960	Internat
			UEZ	Over defined
			UDI	User defined
			92	Phase two clock (1-2 MVZ
			UNA	Valid address indication
			R/W -	Rest/Write
			Seset	NEWS HET SE
			BA BA	Bus Available
			11	Phase one clack
			WLT	FINANC WIRE CLUKE
			1180	Itô bood line
			1500	150 band line
			3166	300 band Time
			610	651 band line
			100000000000000000000000000000000000000	
			12160	1288 based line

Table Two

Table Three

S30 HWE	- Comment
Company of the Compan	DESCRIPTION
103 to 30)	steem dufficant
164	user defined
-120	user defined
+179	
00	
00	
not used	Location (index) #in
INI	and the same of th
130	
858	Register select 1
RS1	Register select 1
00	
Di	
02	
00	might bit
04	bi-directional
05	data lines
06	
82	
8.9	
+80	
480	
12350	
6115	
3115	
1580	
1195	
RESET	
I/O SELECT	

(only the changes are shown)

OLD ISSO HWE	HEN SSUC	COMMENTS
WGT	NSDY .	Memory ready line (for alow memory)
1801	BUSY	Bus in use
1822	FIRS	Fast interport respect (New 8809 interport)
1001	0	Clack line
17	E	Clack I tine
11	95	Bus status
1183	0,00	Bus remest
1280	53	ALF
300)	92	ADS
d\$13	54	A17
52860	58	- A56
4		

Table Five

fonly the changes are shown).

DLD 536 MME	NEW STAC	CONVENTS
1803 1804 1905 6305 1506	RS2 RS3 FTR9 4900b 9600b	Sequeter select line two Recister select line three Fact interrust recest

Table Six

CMD	COMENTS	WAILWILITY
ABOU CPU	At least three types	Юн
6889 DPU	Four current, wore planned	HON
ABOOD LPU	Hot much information yet	4th 0 1981
Henors	All types from \$K to 128K with many	
	different features	HON
SEXUAL.	One, two or eight channel RS23Z	1934
PARALLEL	Dne or four (2% bot) charmeds	NOH
TDRES	Interruet and interval	HON
EPROK PRG	Both 2716 & 2788	NON
EPHOH CARDS	Both 2716 & 2788	NON
A to D's	Fast 12 and 8 bit types	MON
D to A's	Fast 12 and 8 bit types	MN
A01 CMD	Hith low res growhits	MOV
HEIGH RES	High resolution graphics card	MON
DESK CONTROL	With drives for both 8" and 5"	MON
DESK CONTROL	Mithout drives for 8" and 5"	MOV
PROTOTYPE	\$30 and \$50	MOV
ENTEROR	\$30 and \$50	MON

Please note overleaf is a list of other titles that are available in our range of Radio, Electronics and Computer books.

These should be available from most good Booksellers, Radio Components Dealers and Mail Order Companies.

However, should you experience difficulty in obtaining any title in your area, then please write directly to the publishers enclosing payment to cover the cost of the book plus adequate postage.

If you would like a copy of our latest catalogue of Radio, Electronics and Computer books, then please send a stamped, addressed envelope to:

BERNARD BABANI (publishing) LTD
THE GRAMPIANS
SHEPHERDS BUSH ROAD
LONDON R6 7NF
ENGLAND

100	Coll Design and Construction Manual	1,50s
201	Handbook of Interweed Octobs ICC If Equivalents & Substitutes Fire Dock of No.Pt Laudgester Statement	1,75s 10a 1,25s
	Fine Dock of Ni Pi Loudgester Systematics 38 Septem Transactor Projects	1 700
202	Solid State Shart Were Fractivers for Beginners	1,170
225	#A Broductor Chicag ST C A 2 STO.	125a 125a
234	53 CMOS 30 Proteins A Precent Introduction to Digital ICY	Litte
225 226	How to Stell Advanced Boot Wase Houseway	1,79a 1,75a
727	Manufacture States to Warding States and States and	1,600
229	Guertal Theory for the Electronics Hobbyet	1.25a
ROC BPI	Carestol Theory for the Electronics HOLEFUET Resistor Colour Code Clar Place Stock of Temperor Equipments and Substitutes	90e
897	Residence of Placin, TV & No.	ECo.
(RPG)	Engineers and Machinista Haferbrian Tallies	186
971	SHARO AND CHICTORNIC CUROUP CORNE SHIP CHIEF CHIEF	400
8724	Second Book of Transvers Equivalents and Substitutes 82 Projects Using 10761	1.750
4977	Chart of Placin Electricis Serviceshalos and Logic Services	Fidia .
8733 9733 9734	How to Suits Your Own Metal and Treesure Locations	1.7%a 1.5%a
9729 8774 -	Electronic Colculator Users Handbook Practical Repair and Rennesion of Coluen TVs	1,250
MFGR.	Planchesis of IC Audia Premipilita & Four Amptitio Construction 93 Consets Heing Georgeous, Silven and Zeess Diabes	1.7%a
8736	\$3 Corputs 15 ing Centrarium, Mileon and Javes Disable	254
8923	SC Province Living Relates, SCR's and YRLACE SO PETI Field Ethers Trensport Projects Digital EC Resolutions and Peri Connections Linear SC Resolutions and Peri Connections	1,75g 1,75g
BALE	Digital IC Registrateds and Pro Contract ties	2,500
9041	Lines IC Encurieds and the Connectors	2.794
8943	SW SKENING CLEAN, CHICKES	150
9743 9744	How to Make Walk in Tarkins ACMS Projects	1,500
MAGE	Projects in Carte-Stempanies	1,750
60748	Plado Cirioda Using (C1	1.26#
19947	Modes Countries Handbook Excretic Projects for Septiment	1,350
0048 0048	Promier Printends Persons	1.465
DITE.	SC LSGSCO PV6.80%	1,350
1079.1 1079.2	Clerks nic Music and Creetive Time Recording	1.750
10°53	Long Distance Talesquise Reception (TVI-03) for the Enthusiant Practical Statistical Colonistics and Formalian	1.5%s 2.5%s
10/54	Starting Strationes (Sanite	1.75a
8758	Communic Security Covides From to Build Your Count Selfd Stern Cacillrascope 50 Greater Using 2406 Series KDy	1.754
0757 0758	Plew to Build Your Chin Solid State Cacillinatope	1,500
10/50	Secural Born of CMGS IC Property	1.500
19740	Precious Dentroction of Prevenge, Tota Controls, Fictor & Artic	5.45m
10760	Beginners Guide to Orginal Techniques	850
6763 6763	Commerce of Destroyer - Book 1 Entered of Destroyer - Book 2	13% 13% 22% 38%
1979.4	- Biarrants of Electroritie - Barel 3.	2.25e
10/45	Single IC Projects	7.800
80°68 10°67	Segments Guids to Microprocessors and Conguiding Colombin Drove and Numeral Waping Projects	1.76
pres	Overseg and Using Your 15-F1	1.650
65790.9	Stational Canal	1,256
AP73	Transless Rusia Fauti Finding Chart Exercisis Houseold Projects	1.756
0071 0772	A Message Pons	1.760
HF25	A Michael position Primar Remote Control Projects	1:55e
6974 6975	Strategies Shale Property	1.750
BF75	Checker's Tass Equipment Construction Priver Supplie Projects	
4977	Clarente of Electronics - Book 4	2,900 1,75e 1,75e
6977R 69733	Printing Computer Experiments	71,750
6P90	Radio Control for Bagaviera Propular Electronic Circular – Bace 1	1.70p
80785	Demonic Symbolier Projects	1,756
6992	Printrania Projects Lieing Scien-Cells	1.95p
EPE3 1894	VVIII Aspetu	1.95e 1.95e
10795	Cignel IC Francis International Transition Equivalents Guide	2.00
19755	AN EXPERIMENTAL OF THE PROPERTY OF THE PROPERT	1.350
NPRT .	Europe L.E.D. Greats - Easts 2	1.30p.
EP90 EP90	From to Line Op-Armin Champre of Encorpe up — Brick B	2.25e 2.85e
EP90	Audio Present	1.05+
6791	An Introduction to Radio DK-Ing	1.000
8752 8753	Electronics Enrollied — Crayol Set Construction Blastonics Towar Property	1,960
8894	Ellectromic Projects for Care and Broke	1,004
1995	Mindel Rullway Projests	1,06s
EP96	C @ Pholetta	11,00e
DPST DPSS	IC Project for Depines Popular Electronic Crossits – Sock 2	1,05s 9,75s
Bridge .	Stirs-Mee's Strand Projects	1,654
EP100	An Introduction to Video	1,95g
6F101 6F102	History (density University) (Ch. The felds Congersion	66z
BP103	Myhi-Circuit Board Primara	1,000
EFIDE	Elements Science Projects	2.259
EPTON EPTON	Askid Projects	1,05a
65.000	Modern Cly-Arry Properts	1.56s

1

7.1

BERNARD BABANI BP102

The 6809 Companion

- The 6809 microprocessor is becoming increasingly important as more and more manufacturers use it in popular machines.
- Mike James has been an enthusiastic user of the 6809 since it was first introduced and this book has been written for programmers who want to make the most of this powerful microprocessor.
- It is a work of reference which includes the topics needed in a machine companion: history, architecture, addressing modes and the instruction set (fully commented). In addition there are chapters on converting programs from the 6800, programming style, interrupt handling, and about the 6809 hardware and software that are available.

ISBN 0 85934 077 5



BERNARD BABANI (publishing) LTD The Grampians Shepherds Bush Road London W6 7NF England