High input impedance c.m.o.s. amplifier

Circuit description
C.m.o.s. circuits have been designed for digital systems. Basic building block is the inverter consisting of a complementary pair of enhancement-mode m.o.s. devices with threshold voltages in the region of 1.7V and peak current capabilities of a few tens of milliamperes at maximum forward bias. Input resistance is extremely large with the leakage currents of the p-n junction diodes as the limiting action. The individual device $g_m$ is around 1 to 2mS for forward gate-source voltages in excess of 5V. Biased in the linear mode, the devices each have $|V_{GS}| = V_g/2$, so maximum forward bias is $\approx 7.5V$ for the rated supply voltage of 15V. This restricts the upper value of $g_m$ that can be attained. In the absence of an external load resistance the voltage gain is limited by the finite slope resistance. An unusual property of this circuit is that the voltage gain falls with increasing supply voltage, as the relatively small rise in $g_m$ is more than offset by the fall in output slope resistance at the higher resulting currents. The disadvantage of operating at low supply voltages (and hence currents) is that the voltage gain is more load-dependent and the upper cut-off frequency falls sharply. To maximize the input resistance while using d.c. negative feedback to stabilize the operating point, the feedback resistor is decoupled to ground. Gate current is negligible and the input and output quiescent voltages are equal.

Other c.m.o.s. devices using different technologies, e.g. silicon gate, ion implantation, offer greater bandwidths and/or lower threshold voltages. Complementary m.o.s. circuits designed for the linear market have been recently announced.

Shunt-peaked wideband amplifier

Circuit data/
Supply: +6V, 4.5mA
$T_1$: 1/5 x CA3046
C: 10uF tantalum
$R_1$: 68k; $R_2$: 100kΩ
$L$: 183mH (38 turns 28 swg, close wound on 0.2in dia.)

Circuit description
Bandwidth of a common-emitter amplifier may be extended by including an inductor in shunt with its input producing a shunt-peaked amplifier. The circuit is fed from a current source, or alternatively in a cascaded amplifier $R_1$ and $L$ may be used as the collector coupling network of each stage which is loaded by the input impedance of the following transistor.

Because the gain-bandwidth product of a transistor varies with its collector current, $R_2$ was chosen to maximize the gain-bandwidth product for the device used. Resistor $R_4$ was chosen to make $V_{CC} \approx V/2$ and $R_4$ to provide the desired low-frequency current gain. Source resistance was 100Ω, so a current source was simulated by a chain of ten 1-kΩ resistors in series to reduce the effect of the shunt capacitance of a single 10-kΩ resistor on the measured high-frequency response.

With $L=0$, amplifier input voltage falls with increasing frequency due to transistor input (and Miller effect) capacitance. With $L$ in circuit, low-frequency response is the same but a low-Q resonance occurs between $L$ and $C_{in}$ of the transistor, causing the response to peak as the frequency is raised towards its original cut-off value.

By designing $L$ on the basis of available transistor parameter data and the required current gain, it is possible to produce a maximally-flat gain response while maximizing stage gain-bandwidth product. Alternatively, a good starting point is to use the measured low frequency input resistance and upper cut-off frequency with $L=0$ to estimate $C_{in}$ and then design $L$ to resonate with this value in the region of the desired cut-off frequency with the peaked response. (See curve 3 above.)
High-gain wideband amplifier

Circuit description
This amplifier uses an integrated circuit developed for consumer applications. It is simple in design, consisting of three common-emitter transistors directly coupled so that the collector potentials of $T_1$, $T_2$ are defined by the base potentials of $T_2$, respectively, i.e. they are at $\approx 0.6V$. Resistor $R_x$ has a low value with only a marginal effect on these potentials. Output potential is forced by the feedback effect via $R_2$, $R_7$, $R_8$ to be some defined multiple of the base potential of $T_1$. If $R_x < R_8$, $R_7$ then the output p.d. to ground is $\approx (R_d/R_7+1) V_{be}$, and would typically be set near the supply mid-value. Current in each stage increases with increasing supply voltage, and as a result both open-loop gain and bandwidth increase. Increased current also reduces the input impedance. Resistor $R_x$ determines quiescent output current provided output voltage has been fixed by feedback as outlined above. As there are three stages all contributing phase shift, the total phase-shift is in excess of 180° before the magnitude of the gain falls towards unity. Hence it is difficult to apply heavy negative feedback to extend the bandwidth at the expense of gain as can be done with amplifiers single common-emitter stages. (For audio frequency applications it is possible to control the feedback to produce defined characteristics as for tape recording/playback amplifiers.) As the high gain extends to high frequencies, $A_v = 100$ at $f = 4MHz$, proper grounding, decoupling and use of short leads, screened where appropriate are all important.

Component changes
IC: No direct replacements but groups of three transistors from CA3046 and similar multi-transistor packages may be used.

Wireless World Circard
Series 12: Wideband amplifiers—4

Wideband voltage followers

Circuit description
A specially-designed monolithic voltage-follower, the 310 has a combination of highly desirable parameters: high input impedance, low output impedance, and wide frequency range. The negative feedback is connected internally but some modifications to performance that can be made externally include offset zero by means of $R_x$, increased output current capability by preloading with $R_2$ at the expense of increased dissipation, and a.c. coupling to source, bootstrapping the bias resistors $R_2$, $R_3$ to minimize loading effects.

Slew-rate limitations imposed by the maximum charging rate of an internal compensation capacitor, mean that the large signal bandwidth is much less than small signal bandwidth—true of amplifiers having heavy negative feedback in general.

Circuit data
IC: LM310
$R_1$: 1kΩ
$R_x$, $R_2$: 100kΩ
$R_8$: 3.3kΩ
$C_2$: 2.2μF
$C_5$: 0.01μF
Supply: ±15V

Performance
Upper cut-off frequency for small signals, 15MHz for zero source resistance, 2MHz for 10kΩ. At 1MHz, output impedance is 25Ω, output voltage swing is ±3V, and input impedance is 3pF plus strays.

Component changes
IC: Direct replacements from many manufacturers. Any op-amp compensated for 100% negative feedback may be used. In general it will not be possible to achieve the same spread of parameters, i.e. high input impedance may preclude wide bandwidth.

$R_x$: Increase for higher $Z_o$ at expense of increased offset.
$C_2$, $C_5$: Determine lower cut-off frequency (with $R_1$, $R_3$). Combination gives inductive term to input impedance at low frequencies. 0.1 to 10μF.

$R_8$: Increases negative current capability at expense of dissipation.
$V$: ±5 to ±15V (down to ±3V in extreme cases).

Further reading

Cross references
Series 12, cards 1 & 11.
Series 7, card 3.
R₁, R₂: Ratio fixes output quiescent voltage \( \approx (R_4/R_3 + 1) \times 0.6V \). Resistors may be increased to minimize loading on output, but base current of T₁ becomes significant factor in determining quiescent conditions. Typical range 5kΩ to 50kΩ.

R₃: Also limited by base current effects, but may be increased up to 10kΩ to maximize input resistance of circuit if required.

R₄: Determines output stage quiescent current and hence maximum load current. No advantage to making too high since current in preceding stages fixed by internal resistors. 2.2kΩ to 22kΩ.

\( V_4 \): 2 to 18V. At low voltages, gain falls sharply. Choose R₁, R₂ in conjunction with V₄ to bias output near mid-point of supply for maximum output swing.

C₁, C₂, C₃: Determine low frequency cut off. Maintain ratio increasing values for pro rata fall in cut-off. C₁ may be reduced greatly if feeding high impedance load.

Circuit modifications
- Any group of three transistors may be used in similar configurations. Simple arrangement shown for low-voltage applications where output quiescent voltage of 0.6V would be adequate. Again decoupling of feedback essential since gain/phase properties too complex for application of heavy negative feedback. Resistors R₁ to R₄ may be comparable value resistors (1kΩ to 10kΩ) though R₃, R₄ may be higher if somewhat higher output direct voltage desired.

- By using complementary transistors, each transistor has current defined by V₈ of succeeding stage. This makes current and hence gain/bandwidth less dependent on supply voltage. Complementary versions of each form are equally possible, reversing the supply voltage.

- The good high frequency gain allows its use in 10.7MHz f.f. applications with the d.c. feedback being applied via the input tuned circuit and the output taken to a ceramic filter. Similar principles apply at 470kHz but the high voltage gain makes careful design obligatory. In all r.f. applications drive from a 50Ω source is normal, but the output impedance of the circuit is relatively high.

Further reading
Motorola Linear Integrated Circuits Data Book, 2nd edition 1972, pp.7-561 to 7-564.

Cross references
Series 12, cards 5, 10 & 11.

© 1974 IPC Business Press Ltd.

Circuit data

<table>
<thead>
<tr>
<th>IC:</th>
<th>CA3046</th>
</tr>
</thead>
<tbody>
<tr>
<td>R₁:</td>
<td>3.9kΩ</td>
</tr>
<tr>
<td>R₂:</td>
<td>4.7kΩ</td>
</tr>
<tr>
<td>R₃:</td>
<td>1kΩ</td>
</tr>
<tr>
<td>R₄:</td>
<td>1kΩ</td>
</tr>
<tr>
<td>Supply:</td>
<td>±2.5V</td>
</tr>
</tbody>
</table>

Performance

- Upper cut-off frequency \( \approx 4.5MHz \)
- Output impedance \( \approx 10Ω \)
- Input impedance: \( \approx 100kΩ \)
- Output voltage swing \( \approx 2.5V \) pk-pk at 100kHz

Circuit modifications

- Replace T₃, T₄ by any other constant current source (or even resistor, with reduced stability against supply changes).
- Increase open-loop gain output capability, by replacing R₂, R₃ with constant current sources.
- Replace T₄ by common emitter p-n-p transistor taking signal from T₃ collector instead. Higher open-loop gain, greater output swing capability, greater likelihood of oscillations requiring compensating capacitor, e.g. collector-base of T₃.

Component changes

IC: CA3546, CA3045, CA3586.

R₁: 1kΩ to 100kΩ. Lower values increase bandwidth and dissipation.

R₂: Set to carry half current in R₃ (assuming unity ratio for current mirror). Typically \( R₂ \approx 0.5R₃ \).

R₃: Low values maximize output swing and dissipation 330Ω to 3kΩ.

V: ±2 to ±7V. Higher voltages possible if discrete transistors used.

© 1974 IPC Business Press Ltd.
Bipolar cascode wideband amplifier

Circuit data
Supply: +6V, 1.2mA
$T_{r3}, T_{r4}: 1/5 \times CA3046$
$R_1: 39k\Omega; R_2: 3.3k\Omega$
$R_3: 33k\Omega; R_4: 2.2k\Omega$
$R_5: 1k\Omega$
$C_1, C_3, C_4: 1\mu F$
$V_{in}: 10mV r.m.s.$

able with a simple common-emitter stage providing the same
high voltage gain.

A reasonable estimate of the 3-dB bandwidth obtainable
with the cascode amplifier may be made using available data
and the relationship: gain-bandwidth product $(f_3) = h_{fe}f_3$ if
it is assumed that $h_{fe}$ and $f_3$ are the approximate current gain
and bandwidth values for the whole circuit. Each of the
transistors in the integrated circuit array has typical $h_{fe}$
and $f_3$ values of 110 and 450MHz respectively, with $I_C\approx 1.2mA$
giving $f_3 \approx 4.1MHz$. (Measured upper 3dB cut-off frequency
was approximately 3.7MHz for the circuit.)

Component changes
Useful range of supply +2 to +30V.
$V_{in\,max} \approx 40mV(pk-pk)$
Midband gain falls by 3dB when output is loaded with approximately 6.8k\Omega (capacitively coupled).
Upper cut-off frequency largely determined by $R_4$ for given
transistors.
Lower cut-off frequency adjustable by changing $C_1, C_3$ and $C_4$.
$T_{r3}$ and $T_{r4}$ may each be replaced by $\frac{1}{2} \times CA3018$ or equivalent
discrete devices e.g. 2N706-type.

Wideband amplifier using e.c.l.

Circuit description
The integrated circuit is an emitter-coupled logic gate designed
for high-speed digital applications. This type of gate has an
input stage consisting of a long-tailed pair with multiple
inputs to one half of the pair via separate transistors having
their collector-emitter paths in parallel. Each half of this
differential stage feeds an emitter follower output stage, a
number of which may be paralleled within the package. Thus,
at least one inverted and at least one non-inverted output is
available and the logic gate may be used as a linear, wideband
amplifier provided it is correctly biased, for example by means
of $R_1$ and $R_2$ as shown above. This simple arrangement of
connecting one of the logical NOR outputs back to the input
provides self-biasing of the gate that ensures that the d.c. input
and output voltages are the same except for the small drop
across $R_1$ and $R_2$. This is only possible if the gate is operating
in the middle of its transfer characteristic, the arrangement
automatically compensating for changes in bias and offset
voltages.

Only the d.c. component of the output signal is fed back to
the input, $C_1$ and $C_2$ decoupling the a.c. component. Capacitor
$C_1$ prevents any d.c. component of the input signal from
disturbing the self-biasing conditions. The a.c. signal voltage
available at the NOR output being used to derive the feedback,
is typically 3 to 4\% lower than that obtainable from other
NOR outputs is approximately 9 to 10\% higher than at the
unloaded NOR outputs.

Careful printed circuit layout is required if a smooth, high-
frequency roll-off is to be obtained in the frequency response.
Circuit modifications
- One of the differentially-connected pair of transistors in the CA3046 package may be connected as an output emitter-follower stage to provide a low output impedance cascode amplifier. If a CA3018 package is used, all four transistors may be used by following the cascode with a pair of cascaded emitter followers as shown left. In this form, with $R_e = 3.3k\Omega$ and $R_T = 2.7k\Omega$, a voltage gain of about 36dB is obtainable with an upper cut-off frequency of approximately 11MHz.
- A pair of cascode stages with a common tail resistor may be used as a differential cascode amplifier. This arrangement is the basis of the CA3040 integrated circuit wideband amplifier, which employs high-input-impedance emitter-follower buffer stages between the input terminals and the common-emitter sections of the cascodes. Outputs from the cascode common-base stages are fed to the output terminals via emitter followers to produce a reasonably low output impedance.
- Centre circuit shows the CA3040 connected to a pair of equal load resistors ($R_L$) which receive antiphase outputs. With the amplifier connected to a 50-Ω source and $R_L = 50\Omega$, the voltage gain to each output is about 22dB with a bandwidth of approximately 30MHz. The values increase to about 32dB and 50MHz respectively when $R_L$ is raised to 1kΩ and the bandwidth may be increased to about 90MHz by including the input series peaking circuit shown right. Supplies must be decoupled with capacitors $C_1$ and $C_2$ at the integrated-circuit package pins and ferrite beads on the supply leads and careful printed circuit layout are necessary. Supply ±6V, $R_1 = 50\Omega$, $C_1$, $C_2$ 100nF, $C_3$ 1nF, $C_4$ small trimmer to adjust high-frequency gain and phase balance.

Further reading

Cross references
Series 12, cards 2, 3, 7 & 12. Series 7, card 5.

Component changes
Useful range of $V_{ER} \approx -3$ to $-8$V (see graph).
Minimum load resistance for 10% fall in mid-band gain $\approx 270\Omega$ (a.c. coupled via 100nF capacitor).
Distortion is less than 1% for $V_{in}$ in the range approximately 1 to 20mV and useful $V_{in}$ (max) without significant distortion is approximately 200mV pk-pk.
For bandwidths in excess of 300MHz use MC1660.

Circuit modifications
- More than one input of the gate may be used to increase gain by connecting others in parallel, but the offset voltage between output and input rises as the number of paralleled inputs increases. This may not be a severe disadvantage in certain applications.
- The simple self-biasing arrangement may be applied over several e.g.1-gate amplifying stages, as shown left.
- A given total bias network resistance ($R_1 + R_2$) may be decoupled asymmetrically. For example, if it is required that the bias-network loading of the output be reduced without changing ($R_1 + R_2$), values such as those shown centre may be used. This will cause the input impedance of the amplifier to fall from about 390Ω to about 22Ω.

- The biasing arrangement may be changed to allow an increase in both the input and output impedances without changing the d.c. input and output voltages. One such arrangement is shown right, where the junction of $R_1$ and $R_2$ may be returned to the 0-volt rail through as suitable-value, additional bias resistor $R_3$. For example, with $R_1$, $R_2 2.2k\Omega$, a suitable value for $R_3$ would be around 47kΩ. This arrangement slightly increases voltage gain.

Further reading
Using e.g.1 gates as wideband amplifiers, Electronic Engineering, June 1973.
MECL Integrated Circuits Data Book, Motorola, 2nd edition, 1972, pp.5-3 to 5-6 and pp.4-17 to 4-20.

Cross references
Series 11, card 7.
Series 12, cards 8 & 10.
FET cascode amplifiers

Circuit data
Supply: ±7.5V
IC: CD4007AE
R1, R2: 1MΩ
C1: 0.1µF; C2: 0.33µF
Voltage gain: ≈26
Cut-off frequency: 320kHz
Alternative bias for single supply: R3, R4: 1MΩ
C1: 1µF; C2: 0.01µF

Circuit description
The basic principle of a cascode stage is that of a common-emitter or common-source amplifier feeding directly into a common-base or common-source stage, so that the first stage feeds into a near short-circuit. This allows it to develop its maximum current gain or transconductance, but more importantly the voltage swing at the collector or drain is small. Large voltage swings produce relatively large currents in the inevitable feedback capacitance, with a corresponding heavy shunting effect at high frequencies. This reduction in feedback (commonly called the Miller effect though first discussed by Blumlein) is of particular importance in wideband and r.f. amplifiers. In particular, the better the isolation between input and output the higher the gain that can be achieved consistent with stability. The devices need not be in series for d.c. purposes though this is more common. In the circuit shown, based on a low-cost c.m.o.s. i.c., Tr2 is a common-source stage whose output signal current is diverted into Tr3 provided that Tr1 has a high dynamic impedance at a.c. (see circuit modifications). The voltage gain of the cascode pair is equal to or greater than the highest voltage gain obtainable from a single stage, while coupling between output and input is minimized.

An alternative version is shown in which a decoupled d.c. feedback path via R3, R4 gives self-biasing (with a.c.-coupled source). The high input resistance of the m.o.s. devices together with the possibility of operation at Vgg=0 allows for simple biasing networks and offsets the disadvantage of the wider tolerance on m.o.s. devices as against bipolar transistors.

Wideband amplifiers with t.t.l., r.t.l., d.t.l.

Circuit data
Supply: 5V, 19mA
IC: 1/4×SN7400
C1: 10µF tantalum
R1: 22Ω; R2: 560Ω
Vleft: 50mV r.m.s.

T.t.l. gate description
Without the use of negative feedback, the normal transfer characteristic of the t.t.l. gate is designed to provide well-defined logic levels with a high-gain transition region between them causing the gate normally rest in either the on or off condition. Compared with the static on or off state, the supply current drain increases sharply as the gate is switched through the narrow transition region. Although designed for medium-speed digital switching applications a t.t.l. NAND gate can be converted into a linear wideband amplifier. By addition of R1 and R2, as shown, the shunt-derived shunt-applied negative feedback has the effect of linearizing the overall d.c. transfer characteristic, eliminating the well-defined logic states, widening the transition region, reducing the gain, and increasing the standing supply current.

Thus, a suitable operating point may be established, with a quiescent supply current of about 19mA, which will allow linear amplification of input signals having levels up to about 800mV pk-pk in the frequency range of approximately 100Hz to 12kHz. Unused gate inputs may be paralleled with the used input rather than being left open-circuit. Alternatively, a logic signal may be applied to the unused input to provide a gating facility on the used input's signal.

Component changes
Useful range of supply +3 to +5.5V.
Changing R3 varies gain, shape of the transfer characteristic, and signal-handling capability.
In principle, all four gates in the package may be used simultaneously for linear amplification but the package dissipation is then far in excess of that when used for logic operation.
Component changes
IC: Equivalents of CD4007AE including MC14007, etc. Other combinations of enhancement-mode m.o.s.f.e.t.s may function but simpler circuits can be devised for these. This circuit was intended to make best use of this low-cost IC.
Supply voltage: Positive voltage may need to be increased with some devices; negative rail is then reduced accordingly to stay within rating.
R2, R3, R5, R7: Not critical. 100kΩ to 22MΩ. With low resistances, low-frequency time constants are raised unless large capacitances are used, while input impedance falls for second version. Very high resistances bring noise/hum/leakage problems.
C1, C2, C3, C4: High values to improve low-frequency response if required.
Circuit modifications
- The high impedance of the circuit is possible because the p-channel enhancement-mode m.o.s.f.e.t. can still have the drain well beyond the knee of its characteristics if biased with drain and gate at equal quiescent potentials. Provided the a.c. applied to the drain is adequately decoupled by R1, C1, the dynamic impedance approaches that of the drain-source (R1 may be very large and still achieve correct bias). The current mirror approach retains the high dynamic resistance down to d.c. at the expense of a second m.o.s.f.e.t.

R.t.l. and d.t.l. gate descriptions. A dual NAND/NOR r.t.l. gate, contained in a single 914 package (shown dotted), has TR1, TR3, and TR5, TR7 connected as a long-tailed pair with R3 returned to the –V rail and serving as an approximation to a constant-current source (left). Transistor TR2 is used as an inverting output stage having a gain of two, with the output at its collector fed back to TR1 via R1 and R4. Thus, the non-inverted output is available for signals applied to TR2 base. The d.c. output voltage can be set to zero with the input grounded, by adjusting R9. A gain of 10 with bandwidth greater than 10MHz is obtainable with a supply of ±6V, TR2 2N3702, R1 640Ω, R4 450Ω (internal to 914), R6, R8, 1kΩ, R3 10kΩ, R1 2.2kΩ.

- Cascode circuits may have the devices in series, sharing the same d.c. current (rather than in parallel as-with the complementary stage above). If the input device is a junction f.e.t., the simplest circuits demand only a bipolar transistor with base potential set to a value in excess of the pinch-voltage of the f.e.t. to achieve good cascode performances. The f.e.t. determines the input performance including very high input impedance at low frequencies, while the cascode configuration extends the high impedance to higher frequencies while allowing higher overall gain.
- All f.e.t. circuits are equally possible provided TR1 has a higher Vp than TR2. Transistor TR3 is a source follower to isolate the load R4 from stray and load capacitances, i.e. increasing bandwidth of output circuit.

Further reading
Cross references
Series 12, cards 1 & 5, series 11, cards 5 & 6.
Series 7, card 5.

- Circuit right shows a d.t.l. buffer gate connected in the collector circuit of TR1, using the former’s +V and extender pins. The gate is operated at its logic switching threshold where it provides high gain. Negative feedback is provided by R3 and R4 which determine the overall gain. By decoupling a section of R5, the gain may be increased without affecting the d.c. operating conditions. A gain of 10, a bandwidth in excess of 500kHz and a load-driving capability of 1 volt into 300Ω is achievable with a supply of +5V, IC 4x932, TR1, 2N2222, R1 120kΩ, R3 120Ω, R4 1kΩ, C1 10nF, C4 100μF, and C5 100μF.

Further reading
Wireless World Circuit Series 12: Wideband amplifiers—9

Amplifiers using d.c. feedback pair

Circuit data
Supply: +5V, 6mA  
$T_1, T_2$: 1/5 × CA3046  
$C_1$: 10μF tantalum  
$R_1$: 3.9kΩ; $R_2$: 10kΩ  
$R_s$: 150Ω  
$V_C$: 1.5V; $V_B$: 0.67V  
$V_{RS}$: 0.77V  
Source e.m.f.: 50mV r.m.s.

Circuit description
Transistor $T_1$ is connected in the common-emitter configuration and feeds the emitter follower $T_2$, with overall shunt-derived shunt-applied feedback via $R_s$, which allows the overall gain and input impedance to be adjustable. If the circuit is supplied from an ideal voltage source the gain will be high and the bandwidth relatively small. Such a source could be heavily loaded when connected directly to the circuit shown above. This is due to the equivalent load on the source of $h_{ie}$ of $T_1$, in parallel with $h_{re}(1 + |A_v|)$, where $|A_v| = g_{m} R_{s}$. The signal generator available had an output resistance of 100Ω which approximated the input resistance of the amplifier. This can be seen to be reasonable assuming $h_{ie}$ of $T_1$ to be approximately 2.5kΩ and $|A_v| \approx 80$ with $R_{s} \approx 3kΩ$. To define the overall gain and input impedance and to provide a wider bandwidth a resistor may be included in series with $C_1$. Response shown applies with a 900-Ω resistance included and the overall gain $= V_{out}/source$ e.m.f. If it is desired to match the amplifier input resistance to a defined source resistance, this can be achieved using the circuit as shown above and adjusting the value of $R_s$.

The integrated-circuit package used contains a five-transistor array, two connected as a long-tailed pair. One of the single transistors has its emitter connected to the integrated circuit substrate which must be connected to the most negative supply rail, hence this transistor can be conveniently used as $T_1$ and any other as $T_2$. A discrete component version of the circuit is also viable.

Component changes
Useful range of $V_{CC}$ is ±3 to +15V.  
Maximum source e.m.f. 72mV r.m.s. with $V_{CC} = ±5V$.  
$R_s$ adjustable to provide desired overall gain, bandwidth of input impedance e.g. with $R_s = 47kΩ$ and circuit as shown above; overall gain $≈ 22$ and bandwidth $≈ 3.4$MHz.

Resistance values may be scaled by a given factor, e.g. increasing values by factor of 10; overall gain $≈ 28$ and bandwidth $≈ 1MHz$.

Wireless World Circuit Series 12: Wideband amplifiers—10

Gated video amplifier

Circuit data
Supply: ±5V, 8mA  
IC: MC1445L  
Voltage gain: 19dB  
Bandwidth: 60MHz  
Output attenuation: 60dB with input gated off  
Input impedance: $≈ 8kΩ$  
Output impedance: $≈ 22Ω$  
Input common-mode range: ±2.5V  
Quiescent output voltage: $≈ 0.18V$  
Gate voltage range: 0.35 to 2.0V

Circuit description
The long-tailed pair is the key to the operation of this circuit, as of so many linear i.e.s. The $V_{SW}/I_C$ characteristic of a bipolar transistor is given by $I_C = I_S \exp (qV_{SW}/kT)$. Transconductance is obtained by differentiating $I_C$ with respect to $V_{SW}$, and is found to be proportional to $I_C$. Thus controlling $I_C$ gives proportional control of the voltage gain of an amplifier provided that the collector load is low enough to allow the full transconductance to be developed. Used with a single transistor an output signal may be gated on and off by such a means, but the shift in d.c. level carries the gate signal through into the output circuit. With long-tailed pairs as shown, $T_s$ sustains a constant total current using common-mode feedback via the emitters of $T_{1r}, T_{1f}$. If $T_s$ conduction increases the collector potentials of $T_{1r}, T_{1f}$ must fall regardless of which the current is channelled through. This fall in potential at each collector is coupled via the emitter followers $T_{1r}, T_{1f}$ to close the d.c. feedback loop and stabilize operating conditions. The base of $T_{1r}$ is fixed while that of $T_{1f}$ is normally more positive,
Circuit description
Another amplifier based on the configuration shown over, and also using an integrated-circuit transistor array is shown above. Transistors are contained in a single CA3018 package with TR1 emitter and TR1 base internally connected. The circuit arrangement of TR1, TR2 serving as a common-emitter common-collector pair followed by TR3, TR4 in the same configuration is designed to reduce internal capacitive feedback. The TR2-emitter follower acts as a low output impedance source to drive the TR3 common-emitter stage and also provides a low-capacitance high-impedance loading on the TR1 common-emitter stage.

All stages are d.c. coupled with two negative feedback paths. Feedback from TR4 emitter to TR2 base is effective at d.c. and low frequencies while that from TR4 collector to TR1 collector functions at all frequencies. Feedback provides stability of d.c. operating conditions and allows a gain-bandwidth tradeoff to be made. When supplied from a 50-Ω source, a voltage gain of 49dB with a bandwidth of approximately 32MHz is obtainable with a supply of +6V, C1, C2 ensuring that TR4, TR2 are the conducting transistors, i.e. having sufficient gm to give an overall voltage gain of 18 to 20dB. Transistor TR3 has negligible current and TR4, TR7 contribute nothing to the output.

If the potential at the base of TR1 is lowered, either by placing a low direct voltage at the gate input (D1), or by taking the input to the negative supply rail through a resistor, then the currents in TR4, TR7 increase at the expense of TR4, TR7. Hence the signals applied to these differential inputs are gated by a d.c. input. This input may be changed rapidly to allow gating for very short durations or may have intermediate values that allow the inputs to be summed in varying proportions.

Component changes
IC: MC1445, 1455; similar i.c.s with different bias arrangements include Silicon General SG1402/2402/3402. “Discrete” versions based on transistor arrays are also possible but no particular advantages would be expected except possibility of operating at unusual supply voltage/current levels. Balanced modulators/demodulators (MC1496) have similar input stages with free collectors suitable for coupling into tuned circuits.

If the frequency range is more limited, it is possible to adapt analogue multipliers with one input switched between zero and some finite value. This also allows reversal of phase of the output if the control input polarity is reversed.

Vd: ±3.5 to ±12V.
R1: At low supply voltages the output quiescent current may be increased by placing external resistors in parallel with the 3.0kΩ internal resistors. This increases the quiescent current that may be capacitively coupled into a load, while lowering the output impedance. 10k to 1kΩ at ±5V supply. Observe maximum dissipation limits of device (dependent on package, 1μF, C9 470nF, R1 3.5kΩ, R3 8.2kΩ R5 22kΩ, R4 18kΩ, R4 1.8kΩ R6 2.5kΩ R1 1kΩ, R4 2.7kΩ, using input signals in the range 7μV to 4mV (r.m.s.). Lower cut-off frequency largely depends on the capacitors used and is about 800Hz with the above values.

Further reading

Cross references
Series 12, cards 2, 8 & 12.
Series 7, card 9
Series 4, card 4.

ambient temperature, but up to 400mW at <50°C.

Circuit modifications
- By applying the mean value of the output to a standard op-amp, the output can be made to provide a sensitive error signal for departures of the mean i.e. output potential from ground. If the op-amp is operated from a higher positive voltage than that required by the wide-band i.e., then d.c. feedback ensures that the positive voltage applied to the i.e. forces the mean output close to zero (depending on the op-amp offset of a few millivolts). This allows d.c. coupling of signal from input to output of wide-band amplifier with negligible offset.
- For single-ended supplies the unused inputs are taken to a decoupled potential divider, with the option of a 50Ω resistance added to define the input impedance of any signal input, e.g. capacitively coupled as shown. The gate terminal then becomes compatible with a t.t.i., c.m.o.s logic gate sharing a common ground line.

Further reading

Cross references
Series 12, cards 3 & 6.
High-speed operational amplifiers

![Circuit Diagram](image)

- \( R_1, R_2: 10k\Omega \)
- Slew rate: 80V/\mu s
- Small-signal bandwidth: 14MHz
- \( R_3: 5k\Omega, R_4: 10k\Omega \)
- \( C_1: 5\text{pF} \)
- Voltage gain: \(-2\)
- Comparable figures to (a)

Circuit description
The bandwidth available from operational amplifiers has been extended by many manufacturers to the level where they can be applied to problems previously requiring specially-designed wideband amplifiers. The circuits shown use a monolithic ic. LM318, showing how manufacturers are able to provide compensation points to modify the high-frequency characteristics—trading in stability margins for increased slew rates, minimum settling times, etc. The internal structure of any particular ic. at this level of performance is immensely complex and most users will have to treat them as black boxes.

Using hybrid techniques as well as discrete circuitry, amplifiers are available with slew rates in excess of 1000V/\mu s and bandwidths greater than 100MHz. Methods of construction are more costly than monolithic circuits and they are relevant to specialized applications. In general to achieve such very high bandwidths, the open-loop voltage gain has to be restricted to the range 1 to 5000, while the monolithic amplifier above is optimized for best bandwidth consistent with voltage gains > 100,000.

Common-base wideband amplifier

![Circuit Diagram](image)

Circuit description
The input stage consists of \( T_{R1} \) in the common-base configuration with this transistor feeding \( T_{R2} \) acting as an emitter follower with overall shunt-derived shunt-applied feedback through \( R_2 \). This arrangement is similar to the circuit shown on card 9, except that the source feeds the emitter instead of the base of \( T_{R1} \), indicating that the d.c. feedback pair is a convenient method of biasing a common-base stage.

Capacitor \( C_1 \) prevents any d.c. component present in the input signal from affecting the biasing, or it may be thought of as necessary if the source cannot sink current from \( T_{R1} \) emitter. Capacitor \( C_2 \) grounds the base of \( T_{R2} \) to a.c. signals. The input impedance of the circuit is low and may be adjusted or matched to a source, by means of \( R_1 \) which controls the collector current and hence the emitter current of \( T_{R2} \). This type of circuit is useful for applications where the common-base configuration offers advantages such as small non-linearity of its transfer characteristic and relatively constant gain with frequency, while providing moderate gain due to the impedance transformation between input and output.

The integrated circuit used is the same as that for card 9 where one transistor has its emitter connected to the substrate which must be connected to the most negative supply rail (0V in this case). Because neither \( T_{R1} \) nor \( T_{R2} \) has its emitter grounded in the above circuit the substrate-connected transistor cannot be used but its emitter must still be grounded.
Circuit description
- As a standard operational amplifier, circuits commonly used with 741, 301 and similar devices may be adapted to high frequency units such as the LM318. Layout and decoupling are important, but high frequency amplifiers, oscillators, filters and even frequency oscillators generally with comparable resistance values and reduced capacitances. To combine the wide frequency range with high input resistance the technique shown may be adopted. At very low frequencies the high input impedance amplifier—LM312 or similar—develops its full gain applying its inverted output to the non-inverting input of the high-frequency amplifier. The overall characteristic is inverting and the feedback is negative, while the minimal input current of the high impedance unit permits R1 and R2 to have megohm values. At high-frequencies the integrator configuration of the LM312 leaves the non-inverting input of the LM318 virtually grounded. The signal appears on the inverting input via the CR network and the feedback remains negative. The two time constants define the cross-over regions the overall gain being sustained to 1 MHz.
- Non-linear circuits may be extended to higher frequencies, and for example precision half- and full-wave rectifiers operate to an order of magnitude higher in frequency than with 741, etc. At these higher frequencies, Schottky diodes with their smaller forward voltage drop and absence of charge storage are worthwhile alternatives to even high-speed conventional diodes.
- Component values for the voltage follower mode are similar to those for the unity-gain inverter. Not all amplifiers are compensated for 100% feedback, but may be optimized for higher gains instead.

Further reading
- Motorola application note—AN276, 14MHz wideband amplifier using the MC1530 op-amp.

Cross references
- Series 12, cards 3 & 4.

Component changes
Useful range of \( V_{in} = \pm 3 \) to \( \pm 15 \) V.
- Maximum source e.m.f. \( \approx 37 \text{mV} \text{r.m.s.} \) (with \( V_{in} = \pm 5 \) V).
- With other resistors in the same ratios, \( R_1 \) may be:
  - (a) raised as high as 100k\( \Omega \) if low quiescent power is a major factor and maximum bandwidth less important.
  - (b) chosen to provide maximum gain-bandwidth product in \( R_1 \).
  - (c) reduced to about 100Ω if maximum current output is required.
- \( R_2 \) may be reduced towards \( R_1/\beta \text{ and } R_4 \) increased towards \( 1/\beta R_1 \).

Circuit modifications
- If the signal source can sink direct emitter current of \( R_1 \), \( C_2 \) and \( R_4 \) may be omitted and the source connected directly to \( R_1 \) emitter as shown left, the rest of the circuit remaining the same.
- Where d.c. isolation of the source and \( R_1 \) emitter is required, an alternative input arrangement to the original circuit using a transformer may be adopted as shown centre, again the remaining circuitry being unchanged. This input transformer may be used to match the source to the input impedance of \( R_1 \) if desired.

Further reading

Cross references
- Series 7, cards 2, 5 & 9.
- Series 7, card 9.